Commit 9b2383a7 authored by Matt Roper's avatar Matt Roper
Browse files

drm/i915/icp: Add Wa_14010685332 



We need to toggle a SDE chicken bit on and then off as the final
step when disabling interrupts in preparation for runtime suspend.

Bspec: 33450
Bspec: 8402
Cc: Bob Paauwe <bob.j.paauwe@intel.com>
Signed-off-by: default avatarMatt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200501213701.371443-1-matthew.d.roper@intel.com


Reviewed-by: default avatarBob Paauwe <bob.j.paauwe@intel.com>
parent 977253df

drivers/gpu/drm/i915/i915_irq.c

+8 −0
Original line number Diff line number Diff line
@@ -2870,6 +2870,14 @@ static void gen11_display_irq_reset(struct drm_i915_private *dev_priv) 


	if (INTEL_PCH_TYPE(dev_priv) >= PCH_ICP)

		GEN3_IRQ_RESET(uncore, SDE);



	/* Wa_14010685332:icl */

	if (INTEL_PCH_TYPE(dev_priv) == PCH_ICP) {

		intel_uncore_rmw(uncore, SOUTH_CHICKEN1,

				 SBCLK_RUN_REFCLK_DIS, SBCLK_RUN_REFCLK_DIS);

		intel_uncore_rmw(uncore, SOUTH_CHICKEN1,

				 SBCLK_RUN_REFCLK_DIS, 0);

	}

}



static void gen11_irq_reset(struct drm_i915_private *dev_priv)

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -8573,6 +8573,7 @@ enum { 
#define  FDI_BC_BIFURCATION_SELECT	(1 << 12)

#define  CHASSIS_CLK_REQ_DURATION_MASK	(0xf << 8)

#define  CHASSIS_CLK_REQ_DURATION(x)	((x) << 8)

#define  SBCLK_RUN_REFCLK_DIS		(1 << 7)

#define  SPT_PWM_GRANULARITY		(1 << 0)

#define SOUTH_CHICKEN2		_MMIO(0xc2004)

#define  FDI_MPHY_IOSFSB_RESET_STATUS	(1 << 13)

CRA Git | Maintained and supported by SUSTech CRA and CCSE