Commit 9ac0108c authored by Chris Blake's avatar Chris Blake Committed by Bjorn Helgaas
Browse files

PCI: Mark Atheros AR9485 and QCA9882 to avoid bus reset 



Similar to the AR93xx series, the AR94xx and the Qualcomm QCA988x also have
the same quirk for the Bus Reset.

Fixes: c3e59ee4 ("PCI: Mark Atheros AR93xx to avoid bus reset")
Signed-off-by: default avatarChris Blake <chrisrblake93@gmail.com>
Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
CC: stable@vger.kernel.org  # v3.14+
parent 00456b35

drivers/pci/quirks.c

+6 −4
Original line number Diff line number Diff line
@@ -3189,13 +3189,15 @@ static void quirk_no_bus_reset(struct pci_dev *dev) 
}



/*

 * Atheros AR93xx chips do not behave after a bus reset.  The device will

 * throw a Link Down error on AER-capable systems and regardless of AER,

 * config space of the device is never accessible again and typically

 * causes the system to hang or reset when access is attempted.

 * Some Atheros AR9xxx and QCA988x chips do not behave after a bus reset.

 * The device will throw a Link Down error on AER-capable systems and

 * regardless of AER, config space of the device is never accessible again

 * and typically causes the system to hang or reset when access is attempted.

 * http://www.spinics.net/lists/linux-pci/msg34797.html

 */

DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x0030, quirk_no_bus_reset);

DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x0032, quirk_no_bus_reset);

DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ATHEROS, 0x003c, quirk_no_bus_reset);



static void quirk_no_pm_reset(struct pci_dev *dev)

{

CRA Git | Maintained and supported by SUSTech CRA and CCSE