Commit 9ab4650f authored by Dinh Nguyen's avatar Dinh Nguyen Committed by Sascha Hauer
Browse files

ARM: imx: Get the silicon version from the IIM module 



Instead of reading the silicon version from ROM, we should
read the SREV register from the IIM.

Freescale has dropped all support for MX51 REV1.0, only MX51
REV 2.0 and 3.0 are valid.

Signed-off-by: default avatarDinh Nguyen <Dinh.Nguyen@freescale.com>
Signed-off-by: default avatarSascha Hauer <s.hauer@pengutronix.de>
parent b66ff7a2

arch/arm/mach-imx/clock-imx27.c

+11 −11
Original line number Diff line number Diff line
@@ -125,7 +125,7 @@ static int clk_cpu_set_parent(struct clk *clk, struct clk *parent) 
	if (clk->parent == parent)

		return 0;



	if (mx27_revision() >= CHIP_REV_2_0) {

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0) {

		if (parent == &mpll_main1_clk) {

			cscr |= CCM_CSCR_ARM_SRC;

		} else {
@@ -174,7 +174,7 @@ static int set_rate_cpu(struct clk *clk, unsigned long rate) 
	div--;



	reg = __raw_readl(CCM_CSCR);

	if (mx27_revision() >= CHIP_REV_2_0) {

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0) {

		reg &= ~(3 << 12);

		reg |= div << 12;

		reg &= ~(CCM_CSCR_FPM | CCM_CSCR_SPEN);
@@ -244,7 +244,7 @@ static unsigned long get_rate_ssix(struct clk *clk, unsigned long pdf) 


	parent_rate = clk_get_rate(clk->parent);



	if (mx27_revision() >= CHIP_REV_2_0)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0)

		pdf += 4;  /* MX27 TO2+ */

	else

		pdf = (pdf < 2) ? 124UL : pdf;  /* MX21 & MX27 TO1 */
@@ -269,7 +269,7 @@ static unsigned long get_rate_nfc(struct clk *clk) 


	parent_rate = clk_get_rate(clk->parent);



	if (mx27_revision() >= CHIP_REV_2_0)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0)

		nfc_pdf = (__raw_readl(CCM_PCDR0) >> 6) & 0xf;

	else

		nfc_pdf = (__raw_readl(CCM_PCDR0) >> 12) & 0xf;
@@ -284,7 +284,7 @@ static unsigned long get_rate_vpu(struct clk *clk) 


	parent_rate = clk_get_rate(clk->parent);



	if (mx27_revision() >= CHIP_REV_2_0) {

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0) {

		vpu_pdf = (__raw_readl(CCM_PCDR0) >> 10) & 0x3f;

		vpu_pdf += 4;

	} else {
@@ -347,7 +347,7 @@ static unsigned long get_rate_mpll_main(struct clk *clk) 
	 * clk->id == 0: arm clock source path 1 which is from 2 * MPLL / 2

	 * clk->id == 1: arm clock source path 2 which is from 2 * MPLL / 3

	 */

	if (mx27_revision() >= CHIP_REV_2_0 && clk->id == 1)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0 && clk->id == 1)

		return 2UL * parent_rate / 3UL;



	return parent_rate;
@@ -365,7 +365,7 @@ static unsigned long get_rate_spll(struct clk *clk) 
	/* On TO2 we have to write the value back. Otherwise we

	 * read 0 from this register the next time.

	 */

	if (mx27_revision() >= CHIP_REV_2_0)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0)

		__raw_writel(reg, CCM_SPCTL0);



	return mxc_decode_pll(reg, rate);
@@ -376,7 +376,7 @@ static unsigned long get_rate_cpu(struct clk *clk) 
	u32 div;

	unsigned long rate;



	if (mx27_revision() >= CHIP_REV_2_0)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0)

		div = (__raw_readl(CCM_CSCR) >> 12) & 0x3;

	else

		div = (__raw_readl(CCM_CSCR) >> 13) & 0x7;
@@ -389,7 +389,7 @@ static unsigned long get_rate_ahb(struct clk *clk) 
{

	unsigned long rate, bclk_pdf;



	if (mx27_revision() >= CHIP_REV_2_0)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0)

		bclk_pdf = (__raw_readl(CCM_CSCR) >> 8) & 0x3;

	else

		bclk_pdf = (__raw_readl(CCM_CSCR) >> 9) & 0xf;
@@ -402,7 +402,7 @@ static unsigned long get_rate_ipg(struct clk *clk) 
{

	unsigned long rate, ipg_pdf;



	if (mx27_revision() >= CHIP_REV_2_0)

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0)

		return clk_get_rate(clk->parent);

	else

		ipg_pdf = (__raw_readl(CCM_CSCR) >> 8) & 1;
@@ -683,7 +683,7 @@ static void __init to2_adjust_clocks(void) 
{

	unsigned long cscr = __raw_readl(CCM_CSCR);



	if (mx27_revision() >= CHIP_REV_2_0) {

	if (mx27_revision() >= IMX_CHIP_REVISION_2_0) {

		if (cscr & CCM_CSCR_ARM_SRC)

			cpu_clk.parent = &mpll_main1_clk;

arch/arm/mach-imx/cpu-imx27.c

+13 −1
Original line number Diff line number Diff line
@@ -42,7 +42,19 @@ static void query_silicon_parameter(void) 
	val = __raw_readl(MX27_IO_ADDRESS(MX27_SYSCTRL_BASE_ADDR

				+ SYS_CHIP_ID));



	cpu_silicon_rev = (int)(val >> 28);

	switch (val >> 28) {

	case 0:

		cpu_silicon_rev = IMX_CHIP_REVISION_1_0;

		break;

	case 1:

		cpu_silicon_rev = IMX_CHIP_REVISION_2_0;

		break;

	case 2:

		cpu_silicon_rev = IMX_CHIP_REVISION_2_1;

		break;

	default:

		cpu_silicon_rev = IMX_CHIP_REVISION_UNKNOWN;

	}

	cpu_partnumber = (int)((val >> 12) & 0xFFFF);

}

arch/arm/mach-mx3/clock-imx31.c

+1 −1
Original line number Diff line number Diff line
@@ -615,7 +615,7 @@ int __init mx31_clocks_init(unsigned long fref) 


	mx31_read_cpu_rev();



	if (mx31_revision() >= MX31_CHIP_REV_2_0) {

	if (mx31_revision() >= IMX_CHIP_REVISION_2_0) {

		reg = __raw_readl(MXC_CCM_PMCR1);

		/* No PLL restart on DVFS switch; enable auto EMI handshake */

		reg |= MXC_CCM_PMCR1_PLLRDIS | MXC_CCM_PMCR1_EMIRQ_EN;

arch/arm/mach-mx3/cpu.c

+18 −13
Original line number Diff line number Diff line
@@ -25,15 +25,15 @@ struct mx3_cpu_type { 
};



static struct mx3_cpu_type mx31_cpu_type[] __initdata = {

	{ .srev = 0x00, .name = "i.MX31(L)", .v = "1.0",  .rev = MX3x_CHIP_REV_1_0 },

	{ .srev = 0x10, .name = "i.MX31",    .v = "1.1",  .rev = MX3x_CHIP_REV_1_1 },

	{ .srev = 0x11, .name = "i.MX31L",   .v = "1.1",  .rev = MX3x_CHIP_REV_1_1 },

	{ .srev = 0x12, .name = "i.MX31",    .v = "1.15", .rev = MX3x_CHIP_REV_1_1 },

	{ .srev = 0x13, .name = "i.MX31L",   .v = "1.15", .rev = MX3x_CHIP_REV_1_1 },

	{ .srev = 0x14, .name = "i.MX31",    .v = "1.2",  .rev = MX3x_CHIP_REV_1_2 },

	{ .srev = 0x15, .name = "i.MX31L",   .v = "1.2",  .rev = MX3x_CHIP_REV_1_2 },

	{ .srev = 0x28, .name = "i.MX31",    .v = "2.0",  .rev = MX3x_CHIP_REV_2_0 },

	{ .srev = 0x29, .name = "i.MX31L",   .v = "2.0",  .rev = MX3x_CHIP_REV_2_0 },

	{ .srev = 0x00, .name = "i.MX31(L)", .v = "1.0",  .rev = IMX_CHIP_REVISION_1_0	},

	{ .srev = 0x10, .name = "i.MX31",    .v = "1.1",  .rev = IMX_CHIP_REVISION_1_1	},

	{ .srev = 0x11, .name = "i.MX31L",   .v = "1.1",  .rev = IMX_CHIP_REVISION_1_1	},

	{ .srev = 0x12, .name = "i.MX31",    .v = "1.15", .rev = IMX_CHIP_REVISION_1_1	},

	{ .srev = 0x13, .name = "i.MX31L",   .v = "1.15", .rev = IMX_CHIP_REVISION_1_1	},

	{ .srev = 0x14, .name = "i.MX31",    .v = "1.2",  .rev = IMX_CHIP_REVISION_1_2	},

	{ .srev = 0x15, .name = "i.MX31L",   .v = "1.2",  .rev = IMX_CHIP_REVISION_1_2	},

	{ .srev = 0x28, .name = "i.MX31",    .v = "2.0",  .rev = IMX_CHIP_REVISION_2_0	},

	{ .srev = 0x29, .name = "i.MX31L",   .v = "2.0",  .rev = IMX_CHIP_REVISION_2_0	},

};



void __init mx31_read_cpu_rev(void)
@@ -53,6 +53,8 @@ void __init mx31_read_cpu_rev(void) 
			return;

		}



	mx31_cpu_rev = IMX_CHIP_REVISION_UNKNOWN;



	printk(KERN_WARNING "Unknown CPU identifier. srev = %02x\n", srev);

}
@@ -62,22 +64,25 @@ EXPORT_SYMBOL(mx35_cpu_rev); 
void __init mx35_read_cpu_rev(void)

{

	u32 rev;

	char *srev = "unknown";

	char *srev;



	rev = __raw_readl(MX35_IO_ADDRESS(MX35_IIM_BASE_ADDR + MXC_IIMSREV));

	switch (rev) {

	case 0x00:

		mx35_cpu_rev = MX3x_CHIP_REV_1_0;

		mx35_cpu_rev = IMX_CHIP_REVISION_1_0;

		srev = "1.0";

		break;

	case 0x10:

		mx35_cpu_rev = MX3x_CHIP_REV_2_0;

		mx35_cpu_rev = IMX_CHIP_REVISION_2_0;

		srev = "2.0";

		break;

	case 0x11:

		mx35_cpu_rev = MX3x_CHIP_REV_2_1;

		mx35_cpu_rev = IMX_CHIP_REVISION_2_1;

		srev = "2.1";

		break;

	default:

		mx35_cpu_rev = IMX_CHIP_REVISION_UNKNOWN;

		srev = "unknown";

	}



	printk(KERN_INFO "CPU identified as i.MX35, silicon rev %s\n", srev);

arch/arm/mach-mx5/clock-mx51-mx53.c

+16 −0
Original line number Diff line number Diff line
@@ -780,6 +780,12 @@ static struct clk ahb_clk = { 
	.round_rate = _clk_ahb_round_rate,

};



static struct clk iim_clk = {

	.parent = &ipg_clk,

	.enable_reg = MXC_CCM_CCGR0,

	.enable_shift = MXC_CCM_CCGRx_CG15_OFFSET,

};



/* Main IP interface clock for access to registers */

static struct clk ipg_clk = {

	.parent = &ahb_clk,
@@ -1099,6 +1105,7 @@ static struct clk_lookup mx51_lookups[] = { 
	_REGISTER_CLOCK("sdhci-esdhc-imx.0", NULL, esdhc1_clk)

	_REGISTER_CLOCK("sdhci-esdhc-imx.1", NULL, esdhc2_clk)

	_REGISTER_CLOCK(NULL, "cpu_clk", cpu_clk)

	_REGISTER_CLOCK(NULL, "iim_clk", iim_clk)

};



static struct clk_lookup mx53_lookups[] = {
@@ -1107,6 +1114,7 @@ static struct clk_lookup mx53_lookups[] = { 
	_REGISTER_CLOCK("imx-uart.2", NULL, uart3_clk)

	_REGISTER_CLOCK(NULL, "gpt", gpt_clk)

	_REGISTER_CLOCK("fec.0", NULL, fec_clk)

	_REGISTER_CLOCK(NULL, "iim_clk", iim_clk)

};



static void clk_tree_init(void)
@@ -1147,6 +1155,10 @@ int __init mx51_clocks_init(unsigned long ckil, unsigned long osc, 
	clk_enable(&cpu_clk);

	clk_enable(&main_bus_clk);



	clk_enable(&iim_clk);

	mx51_revision();

	clk_disable(&iim_clk);



	/* set the usboh3_clk parent to pll2_sw_clk */

	clk_set_parent(&usboh3_clk, &pll2_sw_clk);
@@ -1182,6 +1194,10 @@ int __init mx53_clocks_init(unsigned long ckil, unsigned long osc, 
	clk_enable(&cpu_clk);

	clk_enable(&main_bus_clk);



	clk_enable(&iim_clk);

	mx53_revision();

	clk_disable(&iim_clk);



	/* System timer */

	mxc_timer_init(&gpt_clk, MX53_IO_ADDRESS(MX53_GPT1_BASE_ADDR),

		MX53_INT_GPT);

CRA Git | Maintained and supported by SUSTech CRA and CCSE