Commit 973e02db authored by Archit Taneja's avatar Archit Taneja Committed by Rob Clark
Browse files

drm/msm/dsi: Add skeleton 10nm PHY/PLL code 



Add new 10nm DSI PLL/PHY files that will be used on SDM845.

Just populate empty pll/phy funcs for now. These will be filled up
later.

Signed-off-by: default avatarArchit Taneja <architt@codeaurora.org>
Signed-off-by: default avatarRob Clark <robdclark@gmail.com>
parent 6d5796af

drivers/gpu/drm/msm/Kconfig

+7 −0
Original line number Diff line number Diff line
@@ -94,3 +94,10 @@ config DRM_MSM_DSI_14NM_PHY 
	default y

	help

	  Choose this option if DSI PHY on 8996 is used on the platform.



config DRM_MSM_DSI_10NM_PHY

	bool "Enable DSI 10nm PHY driver in MSM DRM (used by SDM845)"

	depends on DRM_MSM_DSI

	default y

	help

	  Choose this option if DSI PHY on SDM845 is used on the platform.

drivers/gpu/drm/msm/Makefile

+2 −0
Original line number Diff line number Diff line
@@ -83,12 +83,14 @@ msm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/phy/dsi_phy_28nm.o 
msm-$(CONFIG_DRM_MSM_DSI_20NM_PHY) += dsi/phy/dsi_phy_20nm.o

msm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/phy/dsi_phy_28nm_8960.o

msm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/phy/dsi_phy_14nm.o

msm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/phy/dsi_phy_10nm.o



ifeq ($(CONFIG_DRM_MSM_DSI_PLL),y)

msm-y += dsi/pll/dsi_pll.o

msm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/pll/dsi_pll_28nm.o

msm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/pll/dsi_pll_28nm_8960.o

msm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/pll/dsi_pll_14nm.o

msm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/pll/dsi_pll_10nm.o

endif



obj-$(CONFIG_DRM_MSM)	+= msm.o

drivers/gpu/drm/msm/dsi/dsi.h

+1 −0
Original line number Diff line number Diff line
@@ -36,6 +36,7 @@ enum msm_dsi_phy_type { 
	MSM_DSI_PHY_20NM,

	MSM_DSI_PHY_28NM_8960,

	MSM_DSI_PHY_14NM,

	MSM_DSI_PHY_10NM,

	MSM_DSI_PHY_MAX

};

drivers/gpu/drm/msm/dsi/phy/dsi_phy.c

+4 −0
Original line number Diff line number Diff line
@@ -394,6 +394,10 @@ static const struct of_device_id dsi_phy_dt_match[] = { 
#ifdef CONFIG_DRM_MSM_DSI_14NM_PHY

	{ .compatible = "qcom,dsi-phy-14nm",

	  .data = &dsi_phy_14nm_cfgs },

#endif

#ifdef CONFIG_DRM_MSM_DSI_10NM_PHY

	{ .compatible = "qcom,dsi-phy-10nm",

	  .data = &dsi_phy_10nm_cfgs },

#endif

	{}

};

drivers/gpu/drm/msm/dsi/phy/dsi_phy.h

+1 −0
Original line number Diff line number Diff line
@@ -48,6 +48,7 @@ extern const struct msm_dsi_phy_cfg dsi_phy_28nm_lp_cfgs; 
extern const struct msm_dsi_phy_cfg dsi_phy_20nm_cfgs;

extern const struct msm_dsi_phy_cfg dsi_phy_28nm_8960_cfgs;

extern const struct msm_dsi_phy_cfg dsi_phy_14nm_cfgs;

extern const struct msm_dsi_phy_cfg dsi_phy_10nm_cfgs;



struct msm_dsi_dphy_timing {

	u32 clk_pre;

CRA Git | Maintained and supported by SUSTech CRA and CCSE