Commit 96efa118 authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Joerg Roedel
Browse files

memory: tegra: Adapt to Tegra20 device-tree binding changes 



The tegra20-mc device-tree binding has been changed, GART has been
squashed into Memory Controller and now the clock property is mandatory
for Tegra20, the DT compatible has been changed as well. Adapt driver to
the DT changes.

Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Acked-by: default avatarThierry Reding <treding@nvidia.com>
Signed-off-by: default avatarJoerg Roedel <jroedel@suse.de>
parent be4dbdec

drivers/memory/tegra/mc.c

+8 −13
Original line number Diff line number Diff line
@@ -51,7 +51,7 @@ 


static const struct of_device_id tegra_mc_of_match[] = {

#ifdef CONFIG_ARCH_TEGRA_2x_SOC

	{ .compatible = "nvidia,tegra20-mc", .data = &tegra20_mc_soc },

	{ .compatible = "nvidia,tegra20-mc-gart", .data = &tegra20_mc_soc },

#endif

#ifdef CONFIG_ARCH_TEGRA_3x_SOC

	{ .compatible = "nvidia,tegra30-mc", .data = &tegra30_mc_soc },
@@ -638,17 +638,6 @@ static int tegra_mc_probe(struct platform_device *pdev) 
	if (IS_ERR(mc->regs))

		return PTR_ERR(mc->regs);



#ifdef CONFIG_ARCH_TEGRA_2x_SOC

	if (mc->soc == &tegra20_mc_soc) {

		res = platform_get_resource(pdev, IORESOURCE_MEM, 1);

		mc->regs2 = devm_ioremap_resource(&pdev->dev, res);

		if (IS_ERR(mc->regs2))

			return PTR_ERR(mc->regs2);



		isr = tegra20_mc_irq;

	} else

#endif

	{

	mc->clk = devm_clk_get(&pdev->dev, "mc");

	if (IS_ERR(mc->clk)) {

		dev_err(&pdev->dev, "failed to get MC clock: %ld\n",
@@ -656,6 +645,12 @@ static int tegra_mc_probe(struct platform_device *pdev) 
		return PTR_ERR(mc->clk);

	}



#ifdef CONFIG_ARCH_TEGRA_2x_SOC

	if (mc->soc == &tegra20_mc_soc) {

		isr = tegra20_mc_irq;

	} else

#endif

	{

		err = tegra_mc_setup_latency_allowance(mc);

		if (err < 0) {

			dev_err(&pdev->dev, "failed to setup latency allowance: %d\n",

drivers/memory/tegra/mc.h

+0 −6
Original line number Diff line number Diff line
@@ -26,18 +26,12 @@ 


static inline u32 mc_readl(struct tegra_mc *mc, unsigned long offset)

{

	if (mc->regs2 && offset >= 0x24)

		return readl(mc->regs2 + offset - 0x3c);



	return readl(mc->regs + offset);

}



static inline void mc_writel(struct tegra_mc *mc, u32 value,

			     unsigned long offset)

{

	if (mc->regs2 && offset >= 0x24)

		return writel(value, mc->regs2 + offset - 0x3c);



	writel(value, mc->regs + offset);

}

include/soc/tegra/mc.h

+1 −1
Original line number Diff line number Diff line
@@ -144,7 +144,7 @@ struct tegra_mc_soc { 
struct tegra_mc {

	struct device *dev;

	struct tegra_smmu *smmu;

	void __iomem *regs, *regs2;

	void __iomem *regs;

	struct clk *clk;

	int irq;

CRA Git | Maintained and supported by SUSTech CRA and CCSE