Commit 951456c3 authored by Ulrich Hecht's avatar Ulrich Hecht Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a7796: Add SCIF clocks 



Signed-off-by: default avatarUlrich Hecht <ulrich.hecht+renesas@gmail.com>
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent cf8fe97c

drivers/clk/renesas/r8a7796-cpg-mssr.c

+5 −0
Original line number Diff line number Diff line
@@ -109,6 +109,11 @@ static const struct cpg_core_clk r8a7796_core_clks[] __initconst = { 
};



static const struct mssr_mod_clk r8a7796_mod_clks[] __initconst = {

	DEF_MOD("scif5",		 202,	R8A7796_CLK_S3D4),

	DEF_MOD("scif4",		 203,	R8A7796_CLK_S3D4),

	DEF_MOD("scif3",		 204,	R8A7796_CLK_S3D4),

	DEF_MOD("scif1",		 206,	R8A7796_CLK_S3D4),

	DEF_MOD("scif0",		 207,	R8A7796_CLK_S3D4),

	DEF_MOD("sys-dmac2",		 217,	R8A7796_CLK_S0D3),

	DEF_MOD("sys-dmac1",		 218,	R8A7796_CLK_S0D3),

	DEF_MOD("sys-dmac0",		 219,	R8A7796_CLK_S0D3),

CRA Git | Maintained and supported by SUSTech CRA and CCSE