Commit 936ceb12 authored by Ryder Lee's avatar Ryder Lee Committed by Stephen Boyd
Browse files

clk: mediatek: update missing clock data for MT7622 audsys 



Add missing clock data 'CLK_AUDIO_AFE_CONN' for MT7622 audsys.

Signed-off-by: default avatarRyder Lee <ryder.lee@mediatek.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Reviewed-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 89cd7aec

drivers/clk/mediatek/clk-mt7622-aud.c

+1 −0
Original line number Diff line number Diff line
@@ -106,6 +106,7 @@ static const struct mtk_gate audio_clks[] = { 
	GATE_AUDIO1(CLK_AUDIO_INTDIR, "audio_intdir", "intdir_sel", 20),

	GATE_AUDIO1(CLK_AUDIO_A1SYS, "audio_a1sys", "a1sys_hp_sel", 21),

	GATE_AUDIO1(CLK_AUDIO_A2SYS, "audio_a2sys", "a2sys_hp_sel", 22),

	GATE_AUDIO1(CLK_AUDIO_AFE_CONN, "audio_afe_conn", "a1sys_hp_sel", 23),

	/* AUDIO2 */

	GATE_AUDIO2(CLK_AUDIO_UL1, "audio_ul1", "a1sys_hp_sel", 0),

	GATE_AUDIO2(CLK_AUDIO_UL2, "audio_ul2", "a1sys_hp_sel", 1),

include/dt-bindings/clock/mt7622-clk.h

+2 −1
Original line number Diff line number Diff line
@@ -235,7 +235,8 @@ 
#define CLK_AUDIO_MEM_ASRC3		43

#define CLK_AUDIO_MEM_ASRC4		44

#define CLK_AUDIO_MEM_ASRC5		45

#define CLK_AUDIO_NR_CLK		46

#define CLK_AUDIO_AFE_CONN		46

#define CLK_AUDIO_NR_CLK		47



/* SSUSBSYS */

CRA Git | Maintained and supported by SUSTech CRA and CCSE