Commit 9332ddc9 authored by James Zhu's avatar James Zhu Committed by Alex Deucher
Browse files

drm/amdgpu/vcn:Remove unused code 



The following WREG32_SOC15_DPG_MODE will overwrite register
mmUVD_CGC_CTRL. This code can be removed.

Signed-off-by: default avatarJames Zhu <James.Zhu@amd.com>
Reviewed-by: default avatarLeo Liu <leo.liu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 59d76d6b

drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c

+0 −2
Original line number Diff line number Diff line
@@ -601,8 +601,6 @@ static void vcn_v1_0_clock_gating_dpg_mode(struct amdgpu_device *adev, uint8_t s 
		reg_data = 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;

	reg_data |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;

	reg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;

	WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_CGC_CTRL, reg_data, 0xFFFFFFFF, sram_sel);



	reg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |

		 UVD_CGC_CTRL__UDEC_CM_MODE_MASK |

		 UVD_CGC_CTRL__UDEC_IT_MODE_MASK |

CRA Git | Maintained and supported by SUSTech CRA and CCSE