Commit 93314150 authored by Greg Kroah-Hartman's avatar Greg Kroah-Hartman
Browse files

Merge tag 'dwc3-for-v3.6' of git://git.kernel.org/pub/scm/linux/kernel/git/balbi/usb into usb-next 

usb: dwc3: patches for v3.6 merge window

lots of changes for the dwc3 driver which will make
the driver a lot more stable and some changes which
are just cosmetic.

The bulk of changes is related to mis-defined macros
which were never used before, some fixes to error path
which e.g. prevent the driver from initiating two
transfer on ep0out in case of stall, some fixes to
request dequeueing and the End Transfer Command.

We have some changes to U1/U2 handling where we were
enabling those transtions at the wrong spot (though
we haven't seen a problem from that as of today).

A few patches will make it easier to add support for
newer releases of the core by adding definitions for
new registers and changing the code to act accordingly
when certain revisions are detected.

There's also the usual comestic changes to make the
driver easier to maintain and make it easier for new-
comers to understand the driver. Also one patch fixing
a double inclusion of a header.
parents 94ff447c 6f17f74b

drivers/usb/dwc3/core.c

+10 −3
Original line number Diff line number Diff line
@@ -148,6 +148,8 @@ static void dwc3_core_soft_reset(struct dwc3 *dwc) 
	reg &= ~DWC3_GUSB2PHYCFG_PHYSOFTRST;

	dwc3_writel(dwc->regs, DWC3_GUSB2PHYCFG(0), reg);



	mdelay(100);



	/* After PHYs are stable we can take Core out of reset state */

	reg = dwc3_readl(dwc->regs, DWC3_GCTL);

	reg &= ~DWC3_GCTL_CORESOFTRESET;
@@ -255,7 +257,7 @@ static int __devinit dwc3_alloc_event_buffers(struct dwc3 *dwc, unsigned length) 
 *

 * Returns 0 on success otherwise negative errno.

 */

static int __devinit dwc3_event_buffers_setup(struct dwc3 *dwc)

static int dwc3_event_buffers_setup(struct dwc3 *dwc)

{

	struct dwc3_event_buffer	*evt;

	int				n;
@@ -266,6 +268,8 @@ static int __devinit dwc3_event_buffers_setup(struct dwc3 *dwc) 
				evt->buf, (unsigned long long) evt->dma,

				evt->length);



		evt->lpos = 0;



		dwc3_writel(dwc->regs, DWC3_GEVNTADRLO(n),

				lower_32_bits(evt->dma));

		dwc3_writel(dwc->regs, DWC3_GEVNTADRHI(n),
@@ -285,6 +289,9 @@ static void dwc3_event_buffers_cleanup(struct dwc3 *dwc) 


	for (n = 0; n < dwc->num_event_buffers; n++) {

		evt = dwc->ev_buffs[n];



		evt->lpos = 0;



		dwc3_writel(dwc->regs, DWC3_GEVNTADRLO(n), 0);

		dwc3_writel(dwc->regs, DWC3_GEVNTADRHI(n), 0);

		dwc3_writel(dwc->regs, DWC3_GEVNTSIZ(n), 0);
@@ -328,8 +335,6 @@ static int __devinit dwc3_core_init(struct dwc3 *dwc) 
	}

	dwc->revision = reg;



	dwc3_core_soft_reset(dwc);



	/* issue device SoftReset too */

	timeout = jiffies + msecs_to_jiffies(500);

	dwc3_writel(dwc->regs, DWC3_DCTL, DWC3_DCTL_CSFTRST);
@@ -347,6 +352,8 @@ static int __devinit dwc3_core_init(struct dwc3 *dwc) 
		cpu_relax();

	} while (true);



	dwc3_core_soft_reset(dwc);



	dwc3_cache_hwparams(dwc);



	reg = dwc3_readl(dwc->regs, DWC3_GCTL);

drivers/usb/dwc3/core.h

+83 −24
Original line number Diff line number Diff line
@@ -67,6 +67,7 @@ 
#define DWC3_DEVICE_EVENT_CONNECT_DONE		2

#define DWC3_DEVICE_EVENT_LINK_STATUS_CHANGE	3

#define DWC3_DEVICE_EVENT_WAKEUP		4

#define DWC3_DEVICE_EVENT_HIBER_REQ		5

#define DWC3_DEVICE_EVENT_EOPF			6

#define DWC3_DEVICE_EVENT_SOF			7

#define DWC3_DEVICE_EVENT_ERRATIC_ERROR		9
@@ -175,6 +176,7 @@ 
#define DWC3_GCTL_SCALEDOWN(n)		((n) << 4)

#define DWC3_GCTL_SCALEDOWN_MASK	DWC3_GCTL_SCALEDOWN(3)

#define DWC3_GCTL_DISSCRAMBLE		(1 << 3)

#define DWC3_GCTL_GBLHIBERNATIONEN	(1 << 1)

#define DWC3_GCTL_DSBLCLKGTNG		(1 << 0)



/* Global USB2 PHY Configuration Register */
@@ -193,6 +195,13 @@ 
#define DWC3_GHWPARAMS1_EN_PWROPT(n)	(((n) & (3 << 24)) >> 24)

#define DWC3_GHWPARAMS1_EN_PWROPT_NO	0

#define DWC3_GHWPARAMS1_EN_PWROPT_CLK	1

#define DWC3_GHWPARAMS1_EN_PWROPT_HIB	2

#define DWC3_GHWPARAMS1_PWROPT(n)	((n) << 24)

#define DWC3_GHWPARAMS1_PWROPT_MASK	DWC3_GHWPARAMS1_PWROPT(3)



/* Global HWPARAMS4 Register */

#define DWC3_GHWPARAMS4_HIBER_SCRATCHBUFS(n)	(((n) & (0x0f << 13)) >> 13)

#define DWC3_MAX_HIBER_SCRATCHBUFS		15



/* Device Configuration Register */

#define DWC3_DCFG_LPM_CAP	(1 << 22)
@@ -206,25 +215,33 @@ 
#define DWC3_DCFG_LOWSPEED	(2 << 0)

#define DWC3_DCFG_FULLSPEED1	(3 << 0)



#define DWC3_DCFG_LPM_CAP	(1 << 22)



/* Device Control Register */

#define DWC3_DCTL_RUN_STOP	(1 << 31)

#define DWC3_DCTL_CSFTRST	(1 << 30)

#define DWC3_DCTL_LSFTRST	(1 << 29)



#define DWC3_DCTL_HIRD_THRES_MASK	(0x1f << 24)

#define DWC3_DCTL_HIRD_THRES(n)	(((n) & DWC3_DCTL_HIRD_THRES_MASK) >> 24)

#define DWC3_DCTL_HIRD_THRES(n)	((n) << 24)



#define DWC3_DCTL_APPL1RES	(1 << 23)



/* These apply for core versions 1.87a and earlier */

#define DWC3_DCTL_TRGTULST_MASK		(0x0f << 17)

#define DWC3_DCTL_TRGTULST(n)		((n) << 17)



#define DWC3_DCTL_TRGTULST_U2		(DWC3_DCTL_TRGTULST(2))

#define DWC3_DCTL_TRGTULST_U3		(DWC3_DCTL_TRGTULST(3))

#define DWC3_DCTL_TRGTULST_SS_DIS	(DWC3_DCTL_TRGTULST(4))

#define DWC3_DCTL_TRGTULST_RX_DET	(DWC3_DCTL_TRGTULST(5))

#define DWC3_DCTL_TRGTULST_SS_INACT	(DWC3_DCTL_TRGTULST(6))



/* These apply for core versions 1.94a and later */

#define DWC3_DCTL_KEEP_CONNECT	(1 << 19)

#define DWC3_DCTL_L1_HIBER_EN	(1 << 18)

#define DWC3_DCTL_CRS		(1 << 17)

#define DWC3_DCTL_CSS		(1 << 16)



#define DWC3_DCTL_INITU2ENA	(1 << 12)

#define DWC3_DCTL_ACCEPTU2ENA	(1 << 11)

#define DWC3_DCTL_INITU1ENA	(1 << 10)
@@ -249,6 +266,7 @@ 
#define DWC3_DEVTEN_ERRTICERREN		(1 << 9)

#define DWC3_DEVTEN_SOFEN		(1 << 7)

#define DWC3_DEVTEN_EOPFEN		(1 << 6)

#define DWC3_DEVTEN_HIBERNATIONREQEVTEN	(1 << 5)

#define DWC3_DEVTEN_WKUPEVTEN		(1 << 4)

#define DWC3_DEVTEN_ULSTCNGEN		(1 << 3)

#define DWC3_DEVTEN_CONNECTDONEEN	(1 << 2)
@@ -256,7 +274,15 @@ 
#define DWC3_DEVTEN_DISCONNEVTEN	(1 << 0)



/* Device Status Register */

#define DWC3_DSTS_DCNRD			(1 << 29)



/* This applies for core versions 1.87a and earlier */

#define DWC3_DSTS_PWRUPREQ		(1 << 24)



/* These apply for core versions 1.94a and later */

#define DWC3_DSTS_RSS			(1 << 25)

#define DWC3_DSTS_SSS			(1 << 24)



#define DWC3_DSTS_COREIDLE		(1 << 23)

#define DWC3_DSTS_DEVCTRLHLT		(1 << 22)
@@ -265,7 +291,7 @@ 


#define DWC3_DSTS_RXFIFOEMPTY		(1 << 17)



#define DWC3_DSTS_SOFFN_MASK		(0x3ff << 3)

#define DWC3_DSTS_SOFFN_MASK		(0x3fff << 3)

#define DWC3_DSTS_SOFFN(n)		(((n) & DWC3_DSTS_SOFFN_MASK) >> 3)



#define DWC3_DSTS_CONNECTSPD		(7 << 0)
@@ -280,6 +306,11 @@ 
#define DWC3_DGCMD_SET_LMP		0x01

#define DWC3_DGCMD_SET_PERIODIC_PAR	0x02

#define DWC3_DGCMD_XMIT_FUNCTION	0x03



/* These apply for core versions 1.94a and later */

#define DWC3_DGCMD_SET_SCRATCHPAD_ADDR_LO	0x04

#define DWC3_DGCMD_SET_SCRATCHPAD_ADDR_HI	0x05



#define DWC3_DGCMD_SELECTED_FIFO_FLUSH	0x09

#define DWC3_DGCMD_ALL_FIFO_FLUSH	0x0a

#define DWC3_DGCMD_SET_ENDPOINT_NRDY	0x0c
@@ -287,6 +318,15 @@ 


#define DWC3_DGCMD_STATUS(n)		(((n) >> 15) & 1)

#define DWC3_DGCMD_CMDACT		(1 << 10)

#define DWC3_DGCMD_CMDIOC		(1 << 8)



/* Device Generic Command Parameter Register */

#define DWC3_DGCMDPAR_FORCE_LINKPM_ACCEPT	(1 << 0)

#define DWC3_DGCMDPAR_FIFO_NUM(n)		((n) << 0)

#define DWC3_DGCMDPAR_RX_FIFO			(0 << 5)

#define DWC3_DGCMDPAR_TX_FIFO			(1 << 5)

#define DWC3_DGCMDPAR_LOOPBACK_DIS		(0 << 0)

#define DWC3_DGCMDPAR_LOOPBACK_ENA		(1 << 0)



/* Device Endpoint Command Register */

#define DWC3_DEPCMD_PARAM_SHIFT		16
@@ -303,7 +343,10 @@ 
#define DWC3_DEPCMD_STARTTRANSFER	(0x06 << 0)

#define DWC3_DEPCMD_CLEARSTALL		(0x05 << 0)

#define DWC3_DEPCMD_SETSTALL		(0x04 << 0)

/* This applies for core versions 1.90a and earlier */

#define DWC3_DEPCMD_GETSEQNUMBER	(0x03 << 0)

/* This applies for core versions 1.94a and later */

#define DWC3_DEPCMD_GETEPSTATE		(0x03 << 0)

#define DWC3_DEPCMD_SETTRANSFRESOURCE	(0x02 << 0)

#define DWC3_DEPCMD_SETEPCONFIG		(0x01 << 0)
@@ -361,7 +404,8 @@ struct dwc3_event_buffer { 
 * @current_trb: index of current used trb

 * @number: endpoint number (1 - 15)

 * @type: set to bmAttributes & USB_ENDPOINT_XFERTYPE_MASK

 * @res_trans_idx: Resource transfer index

 * @resource_index: Resource transfer index

 * @current_uf: Current uf received through last event parameter

 * @interval: the intervall on which the ISOC transfer is started

 * @name: a human readable name e.g. ep1out-bulk

 * @direction: true for TX, false for RX
@@ -385,6 +429,7 @@ struct dwc3_ep { 
#define DWC3_EP_WEDGE		(1 << 2)

#define DWC3_EP_BUSY		(1 << 4)

#define DWC3_EP_PENDING_REQUEST	(1 << 5)

#define DWC3_EP_MISSED_ISOC	(1 << 6)



	/* This last one is specific to EP0 */

#define DWC3_EP0_DIR_IN		(1 << 31)
@@ -393,7 +438,8 @@ struct dwc3_ep { 


	u8			number;

	u8			type;

	u8			res_trans_idx;

	u8			resource_index;

	u16			current_uf;

	u32			interval;



	char			name[20];
@@ -437,6 +483,8 @@ enum dwc3_link_state { 
	DWC3_LINK_STATE_HRESET		= 0x09,

	DWC3_LINK_STATE_CMPLY		= 0x0a,

	DWC3_LINK_STATE_LPBK		= 0x0b,

	DWC3_LINK_STATE_RESET		= 0x0e,

	DWC3_LINK_STATE_RESUME		= 0x0f,

	DWC3_LINK_STATE_MASK		= 0x0f,

};
@@ -450,11 +498,12 @@ enum dwc3_device_state { 
#define DWC3_TRB_SIZE_MASK	(0x00ffffff)

#define DWC3_TRB_SIZE_LENGTH(n)	((n) & DWC3_TRB_SIZE_MASK)

#define DWC3_TRB_SIZE_PCM1(n)	(((n) & 0x03) << 24)

#define DWC3_TRB_SIZE_TRBSTS(n)	(((n) & (0x0f << 28) >> 28))

#define DWC3_TRB_SIZE_TRBSTS(n)	(((n) & (0x0f << 28)) >> 28)



#define DWC3_TRBSTS_OK			0

#define DWC3_TRBSTS_MISSED_ISOC		1

#define DWC3_TRBSTS_SETUP_PENDING	2

#define DWC3_TRB_STS_XFER_IN_PROG	4



/* TRB Control */

#define DWC3_TRB_CTRL_HWO		(1 << 0)
@@ -543,6 +592,14 @@ struct dwc3_request { 
	unsigned		queued:1;

};



/*

 * struct dwc3_scratchpad_array - hibernation scratchpad array

 * (format defined by hw)

 */

struct dwc3_scratchpad_array {

	__le64	dma_adr[DWC3_MAX_HIBER_SCRATCHBUFS];

};



/**

 * struct dwc3 - representation of our controller

 * @ctrl_req: usb control request which is used for ep0
@@ -624,8 +681,10 @@ struct dwc3 { 
#define DWC3_REVISION_180A	0x5533180a

#define DWC3_REVISION_183A	0x5533183a

#define DWC3_REVISION_185A	0x5533185a

#define DWC3_REVISION_187A	0x5533187a

#define DWC3_REVISION_188A	0x5533188a

#define DWC3_REVISION_190A	0x5533190a

#define DWC3_REVISION_194A	0x5533194a

#define DWC3_REVISION_200A	0x5533200a

#define DWC3_REVISION_202A	0x5533202a

#define DWC3_REVISION_210A	0x5533210a

drivers/usb/dwc3/dwc3-exynos.c

+0 −1
Original line number Diff line number Diff line
@@ -18,7 +18,6 @@ 
#include <linux/platform_device.h>

#include <linux/platform_data/dwc3-exynos.h>

#include <linux/dma-mapping.h>

#include <linux/module.h>

#include <linux/clk.h>



#include "core.h"

drivers/usb/dwc3/ep0.c

+92 −54
Original line number Diff line number Diff line
@@ -54,7 +54,9 @@ 
#include "gadget.h"

#include "io.h"



static void dwc3_ep0_do_control_status(struct dwc3 *dwc, u32 epnum);

static void __dwc3_ep0_do_control_status(struct dwc3 *dwc, struct dwc3_ep *dep);

static void __dwc3_ep0_do_control_data(struct dwc3 *dwc,

		struct dwc3_ep *dep, struct dwc3_request *req);



static const char *dwc3_ep0_state_string(enum dwc3_ep0_state state)

{
@@ -111,7 +113,7 @@ static int dwc3_ep0_start_trans(struct dwc3 *dwc, u8 epnum, dma_addr_t buf_dma, 
	}



	dep->flags |= DWC3_EP_BUSY;

	dep->res_trans_idx = dwc3_gadget_ep_get_transfer_index(dwc,

	dep->resource_index = dwc3_gadget_ep_get_transfer_index(dwc,

			dep->number);



	dwc->ep0_next_event = DWC3_EP0_COMPLETE;
@@ -150,16 +152,15 @@ static int __dwc3_gadget_ep0_queue(struct dwc3_ep *dep, 
			return 0;

		}



		ret = dwc3_ep0_start_trans(dwc, direction,

				req->request.dma, req->request.length,

				DWC3_TRBCTL_CONTROL_DATA);

		__dwc3_ep0_do_control_data(dwc, dwc->eps[direction], req);



		dep->flags &= ~(DWC3_EP_PENDING_REQUEST |

				DWC3_EP0_DIR_IN);

	} else if (dwc->delayed_status) {

		dwc->delayed_status = false;



		if (dwc->ep0state == EP0_STATUS_PHASE)

			dwc3_ep0_do_control_status(dwc, 1);

			__dwc3_ep0_do_control_status(dwc, dwc->eps[1]);

		else

			dev_dbg(dwc->dev, "too early for delayed status\n");

	}
@@ -224,6 +225,16 @@ static void dwc3_ep0_stall_and_restart(struct dwc3 *dwc) 
	dwc3_ep0_out_start(dwc);

}



int dwc3_gadget_ep0_set_halt(struct usb_ep *ep, int value)

{

	struct dwc3_ep			*dep = to_dwc3_ep(ep);

	struct dwc3			*dwc = dep->dwc;



	dwc3_ep0_stall_and_restart(dwc);



	return 0;

}



void dwc3_ep0_out_start(struct dwc3 *dwc)

{

	int				ret;
@@ -463,6 +474,7 @@ static int dwc3_ep0_set_config(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) 
{

	u32 cfg;

	int ret;

	u32 reg;



	dwc->start_config_issued = false;

	cfg = le16_to_cpu(ctrl->wValue);
@@ -477,6 +489,14 @@ static int dwc3_ep0_set_config(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) 
		/* if the cfg matches and the cfg is non zero */

		if (cfg && (!ret || (ret == USB_GADGET_DELAYED_STATUS))) {

			dwc->dev_state = DWC3_CONFIGURED_STATE;

			/*

			 * Enable transition to U1/U2 state when

			 * nothing is pending from application.

			 */

			reg = dwc3_readl(dwc->regs, DWC3_DCTL);

			reg |= (DWC3_DCTL_ACCEPTU1ENA | DWC3_DCTL_ACCEPTU2ENA);

			dwc3_writel(dwc->regs, DWC3_DCTL, reg);



			dwc->resize_fifos = true;

			dev_dbg(dwc->dev, "resize fifos flag SET\n");

		}
@@ -514,8 +534,8 @@ static void dwc3_ep0_set_sel_cmpl(struct usb_ep *ep, struct usb_request *req) 


	dwc->u1sel = timing.u1sel;

	dwc->u1pel = timing.u1pel;

	dwc->u2sel = timing.u2sel;

	dwc->u2pel = timing.u2pel;

	dwc->u2sel = le16_to_cpu(timing.u2sel);

	dwc->u2pel = le16_to_cpu(timing.u2pel);



	reg = dwc3_readl(dwc->regs, DWC3_DCTL);

	if (reg & DWC3_DCTL_INITU2ENA)
@@ -640,11 +660,11 @@ static void dwc3_ep0_inspect_setup(struct dwc3 *dwc, 
		const struct dwc3_event_depevt *event)

{

	struct usb_ctrlrequest *ctrl = dwc->ctrl_req;

	int ret;

	int ret = -EINVAL;

	u32 len;



	if (!dwc->gadget_driver)

		goto err;

		goto out;



	len = le16_to_cpu(ctrl->wLength);

	if (!len) {
@@ -665,10 +685,8 @@ static void dwc3_ep0_inspect_setup(struct dwc3 *dwc, 
	if (ret == USB_GADGET_DELAYED_STATUS)

		dwc->delayed_status = true;



	if (ret >= 0)

		return;



err:

out:

	if (ret < 0)

		dwc3_ep0_stall_and_restart(dwc);

}
@@ -723,7 +741,7 @@ static void dwc3_ep0_complete_data(struct dwc3 *dwc, 
	}

}



static void dwc3_ep0_complete_req(struct dwc3 *dwc,

static void dwc3_ep0_complete_status(struct dwc3 *dwc,

		const struct dwc3_event_depevt *event)

{

	struct dwc3_request	*r;
@@ -745,6 +763,7 @@ static void dwc3_ep0_complete_req(struct dwc3 *dwc, 
			dev_dbg(dwc->dev, "Invalid Test #%d\n",

					dwc->test_mode_nr);

			dwc3_ep0_stall_and_restart(dwc);

			return;

		}

	}
@@ -758,7 +777,7 @@ static void dwc3_ep0_xfer_complete(struct dwc3 *dwc, 
	struct dwc3_ep		*dep = dwc->eps[event->endpoint_number];



	dep->flags &= ~DWC3_EP_BUSY;

	dep->res_trans_idx = 0;

	dep->resource_index = 0;

	dwc->setup_packet_pending = false;



	switch (dwc->ep0state) {
@@ -774,7 +793,7 @@ static void dwc3_ep0_xfer_complete(struct dwc3 *dwc, 


	case EP0_STATUS_PHASE:

		dev_vdbg(dwc->dev, "Status Phase\n");

		dwc3_ep0_complete_req(dwc, event);

		dwc3_ep0_complete_status(dwc, event);

		break;

	default:

		WARN(true, "UNKNOWN ep0state %d\n", dwc->ep0state);
@@ -787,68 +806,81 @@ static void dwc3_ep0_do_control_setup(struct dwc3 *dwc, 
	dwc3_ep0_out_start(dwc);

}



static void dwc3_ep0_do_control_data(struct dwc3 *dwc,

		const struct dwc3_event_depevt *event)

static void __dwc3_ep0_do_control_data(struct dwc3 *dwc,

		struct dwc3_ep *dep, struct dwc3_request *req)

{

	struct dwc3_ep		*dep;

	struct dwc3_request	*req;

	int			ret;



	dep = dwc->eps[0];



	if (list_empty(&dep->request_list)) {

		dev_vdbg(dwc->dev, "pending request for EP0 Data phase\n");

		dep->flags |= DWC3_EP_PENDING_REQUEST;



		if (event->endpoint_number)

			dep->flags |= DWC3_EP0_DIR_IN;

		return;

	}



	req = next_request(&dep->request_list);

	req->direction = !!event->endpoint_number;

	req->direction = !!dep->number;



	if (req->request.length == 0) {

		ret = dwc3_ep0_start_trans(dwc, event->endpoint_number,

		ret = dwc3_ep0_start_trans(dwc, dep->number,

				dwc->ctrl_req_addr, 0,

				DWC3_TRBCTL_CONTROL_DATA);

	} else if ((req->request.length % dep->endpoint.maxpacket)

			&& (event->endpoint_number == 0)) {

	} else if (!IS_ALIGNED(req->request.length, dep->endpoint.maxpacket)

			&& (dep->number == 0)) {

		u32		transfer_size;



		ret = usb_gadget_map_request(&dwc->gadget, &req->request,

				event->endpoint_number);

				dep->number);

		if (ret) {

			dev_dbg(dwc->dev, "failed to map request\n");

			return;

		}



		WARN_ON(req->request.length > dep->endpoint.maxpacket);

		WARN_ON(req->request.length > DWC3_EP0_BOUNCE_SIZE);



		transfer_size = roundup(req->request.length,

				(u32) dep->endpoint.maxpacket);



		dwc->ep0_bounced = true;



		/*

		 * REVISIT in case request length is bigger than EP0

		 * wMaxPacketSize, we will need two chained TRBs to handle

		 * the transfer.

		 * REVISIT in case request length is bigger than

		 * DWC3_EP0_BOUNCE_SIZE we will need two chained

		 * TRBs to handle the transfer.

		 */

		ret = dwc3_ep0_start_trans(dwc, event->endpoint_number,

				dwc->ep0_bounce_addr, dep->endpoint.maxpacket,

		ret = dwc3_ep0_start_trans(dwc, dep->number,

				dwc->ep0_bounce_addr, transfer_size,

				DWC3_TRBCTL_CONTROL_DATA);

	} else {

		ret = usb_gadget_map_request(&dwc->gadget, &req->request,

				event->endpoint_number);

				dep->number);

		if (ret) {

			dev_dbg(dwc->dev, "failed to map request\n");

			return;

		}



		ret = dwc3_ep0_start_trans(dwc, event->endpoint_number,

				req->request.dma, req->request.length,

				DWC3_TRBCTL_CONTROL_DATA);

		ret = dwc3_ep0_start_trans(dwc, dep->number, req->request.dma,

				req->request.length, DWC3_TRBCTL_CONTROL_DATA);

	}



	WARN_ON(ret < 0);

}



static void dwc3_ep0_do_control_data(struct dwc3 *dwc,

		const struct dwc3_event_depevt *event)

{

	struct dwc3_ep		*dep;

	struct dwc3_request	*req;



	dep = dwc->eps[0];



	if (list_empty(&dep->request_list)) {

		dev_vdbg(dwc->dev, "pending request for EP0 Data phase\n");

		dep->flags |= DWC3_EP_PENDING_REQUEST;



		if (event->endpoint_number)

			dep->flags |= DWC3_EP0_DIR_IN;

		return;

	}



	req = next_request(&dep->request_list);

	dep = dwc->eps[event->endpoint_number];



	__dwc3_ep0_do_control_data(dwc, dep, req);

}



static int dwc3_ep0_start_control_status(struct dwc3_ep *dep)

{

	struct dwc3		*dwc = dep->dwc;
@@ -861,10 +893,8 @@ static int dwc3_ep0_start_control_status(struct dwc3_ep *dep) 
			dwc->ctrl_req_addr, 0, type);

}



static void dwc3_ep0_do_control_status(struct dwc3 *dwc, u32 epnum)

static void __dwc3_ep0_do_control_status(struct dwc3 *dwc, struct dwc3_ep *dep)

{

	struct dwc3_ep		*dep = dwc->eps[epnum];



	if (dwc->resize_fifos) {

		dev_dbg(dwc->dev, "starting to resize fifos\n");

		dwc3_gadget_resize_tx_fifos(dwc);
@@ -874,13 +904,21 @@ static void dwc3_ep0_do_control_status(struct dwc3 *dwc, u32 epnum) 
	WARN_ON(dwc3_ep0_start_control_status(dep));

}



static void dwc3_ep0_do_control_status(struct dwc3 *dwc,

		const struct dwc3_event_depevt *event)

{

	struct dwc3_ep		*dep = dwc->eps[event->endpoint_number];



	__dwc3_ep0_do_control_status(dwc, dep);

}



static void dwc3_ep0_xfernotready(struct dwc3 *dwc,

		const struct dwc3_event_depevt *event)

{

	dwc->setup_packet_pending = true;



	/*

	 * This part is very tricky: If we has just handled

	 * This part is very tricky: If we have just handled

	 * XferNotReady(Setup) and we're now expecting a

	 * XferComplete but, instead, we receive another

	 * XferNotReady(Setup), we should STALL and restart
@@ -974,7 +1012,7 @@ static void dwc3_ep0_xfernotready(struct dwc3 *dwc, 
			return;

		}



		dwc3_ep0_do_control_status(dwc, event->endpoint_number);

		dwc3_ep0_do_control_status(dwc, event);

	}

}

drivers/usb/dwc3/gadget.c

+216 −147

File changed.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE