Commit 92a5dc22 authored by Bhawanpreet Lakha's avatar Bhawanpreet Lakha Committed by Alex Deucher
Browse files

drm/amd/display: change PP_SM defs to 8 



DPM level is 8 these were incorrect before. Fix them

Signed-off-by: default avatarBhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Reviewed-by: default avatarRoman Li <Roman.Li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 652651ff

drivers/gpu/drm/amd/display/dc/dm_pp_smu.h

+2 −2
Original line number Diff line number Diff line
@@ -251,8 +251,8 @@ struct pp_smu_funcs_nv { 


#define PP_SMU_NUM_SOCCLK_DPM_LEVELS  8

#define PP_SMU_NUM_DCFCLK_DPM_LEVELS  8

#define PP_SMU_NUM_FCLK_DPM_LEVELS    4

#define PP_SMU_NUM_MEMCLK_DPM_LEVELS  4

#define PP_SMU_NUM_FCLK_DPM_LEVELS    8

#define PP_SMU_NUM_MEMCLK_DPM_LEVELS  8



struct dpm_clock {

  uint32_t  Freq;    // In MHz

CRA Git | Maintained and supported by SUSTech CRA and CCSE