Commit 9194fb22 authored by James Zhu's avatar James Zhu Committed by Alex Deucher
Browse files

drm/amdgpu/vcn:Remove bit 31 for scratch2 to indicate the WA is active 



Remove bit 31 for scratch2 to indicate the Hardware bug work around is active.

Signed-off-by: default avatarJames Zhu <James.Zhu@amd.com>
Acked-by: default avatarLeo Liu <leo.liu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 12e8b301

drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c

+2 −2
Original line number Diff line number Diff line
@@ -262,7 +262,7 @@ static int amdgpu_vcn_pause_dpg_mode(struct amdgpu_device *adev, 


				ring = &adev->vcn.ring_dec;

				WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,

						   RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2));

						   RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF);

				SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,

						   UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON,

						   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);
@@ -322,7 +322,7 @@ static int amdgpu_vcn_pause_dpg_mode(struct amdgpu_device *adev, 


				ring = &adev->vcn.ring_dec;

				WREG32_SOC15(UVD, 0, mmUVD_RBC_RB_WPTR,

						   RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2));

						   RREG32_SOC15(UVD, 0, mmUVD_SCRATCH2) & 0x7FFFFFFF);

				SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_POWER_STATUS,

						   UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON,

						   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK, ret_code);

CRA Git | Maintained and supported by SUSTech CRA and CCSE