Commit 918c66fd authored by Philipp Zabel's avatar Philipp Zabel Committed by Mauro Carvalho Chehab
Browse files

[media] coda: add CODA7541 decoding support 



This patch enables decoding of h.264 and mpeg4 streams on CODA7541.
Queued output buffers are immediately copied into the bitstream
ringbuffer. A device_run can be scheduled whenever there is either
enough compressed bitstream data, or the CODA is in stream end mode.
Each successful device_run, data is read from the bitstream ringbuffer
and a frame is decoded into a free internal framebuffer. Depending on
reordering, a possibly previously decoded frame is marked as display
frame, and at the same time the display frame from the previous run
is copied out into a capture buffer by the rotator hardware.
The dequeued capture buffers are counted to send the EOS signal to
userspace with the last frame. When userspace sends the decoder stop
command or enqueues an empty output buffer, the stream end flag is
set to allow decoding the remaining frames in the bitstream
ringbuffer.
The enum_fmt/try_fmt functions return fixed capture buffer sizes
while the output queue is streaming, to allow better autonegotiation
in userspace.
A per-context buffer mutex is used to lock the picture run against
buffer dequeueing: if a job gets queued, then streamoff dequeues
the last buffer, and then device_run is called, bail out. For that
the interrupt handler has to be threaded.

Signed-off-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: default avatarKamil Debski <k.debski@samsung.com>
Signed-off-by: default avatarMauro Carvalho Chehab <m.chehab@samsung.com>
parent 477c1cfe

drivers/media/platform/coda.c

+729 −58

File changed.

Preview size limit exceeded, changes collapsed.

drivers/media/platform/coda.h

+84 −0
Original line number Diff line number Diff line
@@ -49,6 +49,7 @@ 
#define CODA_REG_BIT_TEMP_BUF_ADDR		0x118

#define CODA_REG_BIT_RD_PTR(x)			(0x120 + 8 * (x))

#define CODA_REG_BIT_WR_PTR(x)			(0x124 + 8 * (x))

#define CODA_REG_BIT_FRM_DIS_FLG(x)		(0x150 + 4 * (x))

#define CODADX6_REG_BIT_SEARCH_RAM_BASE_ADDR	0x140

#define CODA7_REG_BIT_AXI_SRAM_USE		0x140

#define		CODA7_USE_HOST_ME_ENABLE	(1 << 11)
@@ -95,6 +96,7 @@ 
#define 	CODA_MODE_INVALID		0xffff

#define CODA_REG_BIT_INT_ENABLE		0x170

#define		CODA_INT_INTERRUPT_ENABLE	(1 << 3)

#define CODA_REG_BIT_INT_REASON			0x174

#define CODA7_REG_BIT_RUN_AUX_STD		0x178

#define		CODA_MP4_AUX_MPEG4		0

#define		CODA_MP4_AUX_DIVX3		1
@@ -111,15 +113,89 @@ 
 * issued.

 */



/* Decoder Sequence Initialization */

#define CODA_CMD_DEC_SEQ_BB_START		0x180

#define CODA_CMD_DEC_SEQ_BB_SIZE		0x184

#define CODA_CMD_DEC_SEQ_OPTION			0x188

#define		CODA_REORDER_ENABLE			(1 << 1)

#define		CODADX6_QP_REPORT			(1 << 0)

#define		CODA7_MP4_DEBLK_ENABLE			(1 << 0)

#define CODA_CMD_DEC_SEQ_SRC_SIZE		0x18c

#define CODA_CMD_DEC_SEQ_START_BYTE		0x190

#define CODA_CMD_DEC_SEQ_PS_BB_START		0x194

#define CODA_CMD_DEC_SEQ_PS_BB_SIZE		0x198

#define CODA_CMD_DEC_SEQ_MP4_ASP_CLASS		0x19c

#define CODA_CMD_DEC_SEQ_X264_MV_EN		0x19c

#define CODA_CMD_DEC_SEQ_SPP_CHUNK_SIZE		0x1a0



#define CODA7_RET_DEC_SEQ_ASPECT		0x1b0

#define CODA_RET_DEC_SEQ_SUCCESS		0x1c0

#define CODA_RET_DEC_SEQ_SRC_FMT		0x1c4 /* SRC_SIZE on CODA7 */

#define CODA_RET_DEC_SEQ_SRC_SIZE		0x1c4

#define CODA_RET_DEC_SEQ_SRC_F_RATE		0x1c8

#define CODA9_RET_DEC_SEQ_ASPECT		0x1c8

#define CODA_RET_DEC_SEQ_FRAME_NEED		0x1cc

#define CODA_RET_DEC_SEQ_FRAME_DELAY		0x1d0

#define CODA_RET_DEC_SEQ_INFO			0x1d4

#define CODA_RET_DEC_SEQ_CROP_LEFT_RIGHT	0x1d8

#define CODA_RET_DEC_SEQ_CROP_TOP_BOTTOM	0x1dc

#define CODA_RET_DEC_SEQ_NEXT_FRAME_NUM		0x1e0

#define CODA_RET_DEC_SEQ_ERR_REASON		0x1e0

#define CODA_RET_DEC_SEQ_FRATE_NR		0x1e4

#define CODA_RET_DEC_SEQ_FRATE_DR		0x1e8

#define CODA_RET_DEC_SEQ_JPG_PARA		0x1e4

#define CODA_RET_DEC_SEQ_JPG_THUMB_IND		0x1e8



/* Decoder Picture Run */

#define CODA_CMD_DEC_PIC_ROT_MODE		0x180

#define CODA_CMD_DEC_PIC_ROT_ADDR_Y		0x184

#define CODA_CMD_DEC_PIC_ROT_ADDR_CB		0x188

#define CODA_CMD_DEC_PIC_ROT_ADDR_CR		0x18c

#define CODA_CMD_DEC_PIC_ROT_STRIDE		0x190



#define CODA_CMD_DEC_PIC_OPTION			0x194

#define		CODA_PRE_SCAN_EN			(1 << 0)

#define		CODA_PRE_SCAN_MODE_DECODE		(0 << 1)

#define		CODA_PRE_SCAN_MODE_RETURN		(1 << 1)

#define		CODA_IFRAME_SEARCH_EN			(1 << 2)

#define		CODA_SKIP_FRAME_MODE			(0x3 << 3)

#define CODA_CMD_DEC_PIC_SKIP_NUM		0x198

#define CODA_CMD_DEC_PIC_CHUNK_SIZE		0x19c

#define CODA_CMD_DEC_PIC_BB_START		0x1a0

#define CODA_CMD_DEC_PIC_START_BYTE		0x1a4

#define CODA_RET_DEC_PIC_SIZE			0x1bc

#define CODA_RET_DEC_PIC_FRAME_NUM		0x1c0

#define CODA_RET_DEC_PIC_FRAME_IDX		0x1c4

#define CODA_RET_DEC_PIC_ERR_MB			0x1c8

#define CODA_RET_DEC_PIC_TYPE			0x1cc

#define		CODA_PIC_TYPE_MASK			0x7

#define		CODA_PIC_TYPE_MASK_VC1			0x3f

#define		CODA9_PIC_TYPE_FIRST_MASK		(0x7 << 3)

#define		CODA9_PIC_TYPE_IDR_MASK			(0x3 << 6)

#define		CODA7_PIC_TYPE_H264_NPF_MASK		(0x3 << 16)

#define		CODA7_PIC_TYPE_INTERLACED		(1 << 18)

#define CODA_RET_DEC_PIC_POST			0x1d0

#define CODA_RET_DEC_PIC_MVC_REPORT		0x1d0

#define CODA_RET_DEC_PIC_OPTION			0x1d4

#define CODA_RET_DEC_PIC_SUCCESS		0x1d8

#define CODA_RET_DEC_PIC_CUR_IDX		0x1dc

#define CODA_RET_DEC_PIC_CROP_LEFT_RIGHT	0x1e0

#define CODA_RET_DEC_PIC_CROP_TOP_BOTTOM	0x1e4

#define CODA_RET_DEC_PIC_FRAME_NEED		0x1ec



/* Encoder Sequence Initialization */

#define CODA_CMD_ENC_SEQ_BB_START				0x180

#define CODA_CMD_ENC_SEQ_BB_SIZE				0x184

#define CODA_CMD_ENC_SEQ_OPTION				0x188

#define		CODA7_OPTION_AVCINTRA16X16ONLY_OFFSET		9

#define		CODA7_OPTION_GAMMA_OFFSET			8

#define		CODA7_OPTION_RCQPMAX_OFFSET			7

#define		CODADX6_OPTION_GAMMA_OFFSET			7

#define		CODA7_OPTION_RCQPMIN_OFFSET			6

#define		CODA_OPTION_LIMITQP_OFFSET			6

#define		CODA_OPTION_RCINTRAQP_OFFSET			5

#define		CODA_OPTION_FMO_OFFSET				4

#define		CODA_OPTION_AVC_AUD_OFFSET			2

#define		CODA_OPTION_SLICEREPORT_OFFSET			1

#define CODA_CMD_ENC_SEQ_COD_STD				0x18c

#define		CODA_STD_MPEG4					0
@@ -188,8 +264,10 @@ 
#define		CODA_FMOPARAM_TYPE_MASK				1

#define		CODA_FMOPARAM_SLICENUM_OFFSET			0

#define		CODA_FMOPARAM_SLICENUM_MASK			0x0f

#define CODADX6_CMD_ENC_SEQ_INTRA_QP				0x1bc

#define CODA7_CMD_ENC_SEQ_SEARCH_BASE				0x1b8

#define CODA7_CMD_ENC_SEQ_SEARCH_SIZE				0x1bc

#define CODA7_CMD_ENC_SEQ_INTRA_QP				0x1c4

#define CODA_CMD_ENC_SEQ_RC_QP_MAX				0x1c8

#define		CODA_QPMAX_OFFSET				0

#define		CODA_QPMAX_MASK					0x3f
@@ -216,18 +294,24 @@ 
#define CODA_CMD_ENC_PIC_OPTION	0x194

#define CODA_CMD_ENC_PIC_BB_START	0x198

#define CODA_CMD_ENC_PIC_BB_SIZE	0x19c

#define CODA_RET_ENC_FRAME_NUM		0x1c0

#define CODA_RET_ENC_PIC_TYPE		0x1c4

#define CODA_RET_ENC_PIC_FRAME_IDX	0x1c8

#define CODA_RET_ENC_PIC_SLICE_NUM	0x1cc

#define CODA_RET_ENC_PIC_FLAG		0x1d0

#define CODA_RET_ENC_PIC_SUCCESS	0x1d8



/* Set Frame Buffer */

#define CODA_CMD_SET_FRAME_BUF_NUM		0x180

#define CODA_CMD_SET_FRAME_BUF_STRIDE		0x184

#define CODA_CMD_SET_FRAME_SLICE_BB_START	0x188

#define CODA_CMD_SET_FRAME_SLICE_BB_SIZE	0x18c

#define CODA7_CMD_SET_FRAME_AXI_BIT_ADDR	0x190

#define CODA7_CMD_SET_FRAME_AXI_IPACDC_ADDR	0x194

#define CODA7_CMD_SET_FRAME_AXI_DBKY_ADDR	0x198

#define CODA7_CMD_SET_FRAME_AXI_DBKC_ADDR	0x19c

#define CODA7_CMD_SET_FRAME_AXI_OVL_ADDR	0x1a0

#define CODA7_CMD_SET_FRAME_MAX_DEC_SIZE	0x1a4

#define CODA7_CMD_SET_FRAME_SOURCE_BUF_STRIDE	0x1a8



/* Encoder Header */

CRA Git | Maintained and supported by SUSTech CRA and CCSE