Commit 917cdc5f authored by Josh Wu's avatar Josh Wu Committed by Nicolas Ferre
Browse files

ARM: at91/dt: add isi & ov2640 dt nodes for at91sam9m10g45ek board 



First we group the isi data pins, and for now we only use 0~7 data pins
with HSYNC and VSYNC.
Also add the link for atmel-isi and ov2640 sensor node.

Signed-off-by: default avatarJosh Wu <josh.wu@atmel.com>
[nicolas.ferre@atmel.com: move the pinctrl properties in board .dts file]
Signed-off-by: default avatarNicolas Ferre <nicolas.ferre@atmel.com>
parent 0f17c97e

arch/arm/boot/dts/at91sam9g45.dtsi

+29 −19
Original line number Diff line number Diff line
@@ -498,12 +498,9 @@ 
				};



				isi {

					pinctrl_isi: isi-0 {

						atmel,pins = <AT91_PIOB 8 AT91_PERIPH_B AT91_PINCTRL_NONE /* D8 */

							      AT91_PIOB 9 AT91_PERIPH_B AT91_PINCTRL_NONE /* D9 */

							      AT91_PIOB 10 AT91_PERIPH_B AT91_PINCTRL_NONE /* D10 */

							      AT91_PIOB 11 AT91_PERIPH_B AT91_PINCTRL_NONE /* D11 */

							      AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* D0 */

					pinctrl_isi_data_0_7: isi-0-data-0-7 {

						atmel,pins =

							<AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* D0 */

							AT91_PIOB 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* D1 */

							AT91_PIOB 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* D2 */

							AT91_PIOB 23 AT91_PERIPH_A AT91_PINCTRL_NONE /* D3 */
@@ -513,8 +510,19 @@ 
							AT91_PIOB 27 AT91_PERIPH_A AT91_PINCTRL_NONE /* D7 */

							AT91_PIOB 28 AT91_PERIPH_A AT91_PINCTRL_NONE /* PCK */

							AT91_PIOB 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* VSYNC */

							      AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE /* HSYNC */

							      AT91_PIOB 31 AT91_PERIPH_A AT91_PINCTRL_NONE /* MCK */>;

							AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* HSYNC */

					};



					pinctrl_isi_data_8_9: isi-0-data-8-9 {

						atmel,pins =

							<AT91_PIOB 8 AT91_PERIPH_B AT91_PINCTRL_NONE /* D8 */

							AT91_PIOB 9 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* D9 */

					};



					pinctrl_isi_data_10_11: isi-0-data-10-11 {

						atmel,pins =

							<AT91_PIOB 10 AT91_PERIPH_B AT91_PINCTRL_NONE /* D10 */

							AT91_PIOB 11 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* D11 */

					};

				};
@@ -1067,9 +1075,11 @@ 
				interrupts = <26 IRQ_TYPE_LEVEL_HIGH 5>;

				clocks = <&isi_clk>;

				clock-names = "isi_clk";

				pinctrl-names = "default";

				pinctrl-0 = <&pinctrl_isi>;

				status = "disabled";

				port {

					#address-cells = <1>;

					#size-cells = <0>;

				};

			};



			pwm0: pwm@fffb8000 {

arch/arm/boot/dts/at91sam9m10g45ek.dts

+47 −0
Original line number Diff line number Diff line
@@ -63,6 +63,25 @@ 


			i2c0: i2c@fff84000 {

				status = "okay";

				ov2640: camera@30 {

					compatible = "ovti,ov2640";

					reg = <0x30>;

					pinctrl-names = "default";

					pinctrl-0 = <&pinctrl_pck1_as_isi_mck &pinctrl_sensor_power &pinctrl_sensor_reset>;

					resetb-gpios = <&pioD 12 GPIO_ACTIVE_LOW>;

					pwdn-gpios = <&pioD 13 GPIO_ACTIVE_HIGH>;

					clocks = <&pck1>;

					clock-names = "xvclk";

					assigned-clocks = <&pck1>;

					assigned-clock-rates = <25000000>;



					port {

						ov2640_0: endpoint {

							remote-endpoint = <&isi_0>;

							bus-width = <8>;

						};

					};

				};

			};



			i2c1: i2c@fff88000 {
@@ -101,6 +120,22 @@ 
			};



			pinctrl@fffff200 {

				camera_sensor {

					pinctrl_pck1_as_isi_mck: pck1_as_isi_mck-0 {

						atmel,pins =

							<AT91_PIOB 31 AT91_PERIPH_B AT91_PINCTRL_NONE>;

					};



					pinctrl_sensor_reset: sensor_reset-0 {

						atmel,pins =

							<AT91_PIOD 12 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;

					};



					pinctrl_sensor_power: sensor_power-0 {

						atmel,pins =

							<AT91_PIOD 13 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;

					};

				};

				mmc0 {

					pinctrl_board_mmc0: mmc0-board {

						atmel,pins =
@@ -155,6 +190,18 @@ 
				status = "okay";

			};



			isi@fffb4000 {

				pinctrl-names = "default";

				pinctrl-0 = <&pinctrl_isi_data_0_7>;

				status = "okay";

				port {

					isi_0: endpoint {

						remote-endpoint = <&ov2640_0>;

						bus-width = <8>;

					};

				};

			};



			pwm0: pwm@fffb8000 {

				status = "okay";

CRA Git | Maintained and supported by SUSTech CRA and CCSE