Commit 90bcf80c authored by Biju Das's avatar Biju Das Committed by Simon Horman
Browse files

ARM: dts: r8a7744: Add CMT SoC specific support 



Add CMT[01] support to SoC DT.

Signed-off-by: default avatarBiju Das <biju.das@bp.renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent ef9d757c

arch/arm/boot/dts/r8a7744.dtsi

+32 −0
Original line number Diff line number Diff line
@@ -1360,6 +1360,38 @@ 
			compatible = "renesas,prr";

			reg = <0 0xff000044 0 4>;

		};



		cmt0: timer@ffca0000 {

			compatible = "renesas,r8a7744-cmt0",

				     "renesas,rcar-gen2-cmt0";

			reg = <0 0xffca0000 0 0x1004>;

			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 124>;

			clock-names = "fck";

			power-domains = <&sysc R8A7744_PD_ALWAYS_ON>;

			resets = <&cpg 124>;

			status = "disabled";

		};



		cmt1: timer@e6130000 {

			compatible = "renesas,r8a7744-cmt1",

				     "renesas,rcar-gen2-cmt1";

			reg = <0 0xe6130000 0 0x1004>;

			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 329>;

			clock-names = "fck";

			power-domains = <&sysc R8A7744_PD_ALWAYS_ON>;

			resets = <&cpg 329>;

			status = "disabled";

		};

	};



	thermal-zones {

CRA Git | Maintained and supported by SUSTech CRA and CCSE