Commit 905e8c5d authored by Will Deacon's avatar Will Deacon
Browse files

arm64: errata: add workaround for cortex-a53 erratum #845719 



When running a compat (AArch32) userspace on Cortex-A53, a load at EL0
from a virtual address that matches the bottom 32 bits of the virtual
address used by a recent load at (AArch64) EL1 might return incorrect
data.

This patch works around the issue by writing to the contextidr_el1
register on the exception return path when returning to a 32-bit task.
This workaround is patched in at runtime based on the MIDR value of the
processor.

Reviewed-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
Tested-by: default avatarMark Rutland <mark.rutland@arm.com>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
parent cc3979b5

arch/arm64/Kconfig

+21 −0
Original line number Diff line number Diff line
@@ -361,6 +361,27 @@ config ARM64_ERRATUM_832075 


	  If unsure, say Y.



config ARM64_ERRATUM_845719

	bool "Cortex-A53: 845719: a load might read incorrect data"

	depends on COMPAT

	default y

	help

	  This option adds an alternative code sequence to work around ARM

	  erratum 845719 on Cortex-A53 parts up to r0p4.



	  When running a compat (AArch32) userspace on an affected Cortex-A53

	  part, a load at EL0 from a virtual address that matches the bottom 32

	  bits of the virtual address used by a recent load at (AArch64) EL1

	  might return incorrect data.



	  The workaround is to write the contextidr_el1 register on exception

	  return to a 32-bit task.

	  Please note that this does not necessarily enable the workaround,

	  as it depends on the alternative framework, which will only patch

	  the kernel if an affected CPU is detected.



	  If unsure, say Y.



endmenu

arch/arm64/include/asm/cpufeature.h

+2 −1
Original line number Diff line number Diff line
@@ -23,8 +23,9 @@ 


#define ARM64_WORKAROUND_CLEAN_CACHE		0

#define ARM64_WORKAROUND_DEVICE_LOAD_ACQUIRE	1

#define ARM64_WORKAROUND_845719			2



#define ARM64_NCAPS				2

#define ARM64_NCAPS				3



#ifndef __ASSEMBLY__

arch/arm64/kernel/cpu_errata.c

+8 −0
Original line number Diff line number Diff line
@@ -72,6 +72,14 @@ const struct arm64_cpu_capabilities arm64_errata[] = { 
		.capability = ARM64_WORKAROUND_DEVICE_LOAD_ACQUIRE,

		MIDR_RANGE(MIDR_CORTEX_A57, 0x00, 0x12),

	},

#endif

#ifdef CONFIG_ARM64_ERRATUM_845719

	{

	/* Cortex-A53 r0p[01234] */

		.desc = "ARM erratum 845719",

		.capability = ARM64_WORKAROUND_845719,

		MIDR_RANGE(MIDR_CORTEX_A53, 0x00, 0x04),

	},

#endif

	{

	}

arch/arm64/kernel/entry.S

+20 −0
Original line number Diff line number Diff line
@@ -21,8 +21,10 @@ 
#include <linux/init.h>

#include <linux/linkage.h>



#include <asm/alternative-asm.h>

#include <asm/assembler.h>

#include <asm/asm-offsets.h>

#include <asm/cpufeature.h>

#include <asm/errno.h>

#include <asm/esr.h>

#include <asm/thread_info.h>
@@ -120,6 +122,24 @@ 
	ct_user_enter

	ldr	x23, [sp, #S_SP]		// load return stack pointer

	msr	sp_el0, x23



#ifdef CONFIG_ARM64_ERRATUM_845719

	alternative_insn						\

	"nop",								\

	"tbz x22, #4, 1f",						\

	ARM64_WORKAROUND_845719

#ifdef CONFIG_PID_IN_CONTEXTIDR

	alternative_insn						\

	"nop; nop",							\

	"mrs x29, contextidr_el1; msr contextidr_el1, x29; 1:",		\

	ARM64_WORKAROUND_845719

#else

	alternative_insn						\

	"nop",								\

	"msr contextidr_el1, xzr; 1:",					\

	ARM64_WORKAROUND_845719

#endif

#endif

	.endif

	msr	elr_el1, x21			// set up the return data

	msr	spsr_el1, x22

CRA Git | Maintained and supported by SUSTech CRA and CCSE