Commit 8f8658b7 authored by Maxime Ripard's avatar Maxime Ripard
Browse files

ARM: dt: sun5i: Add A13 SPI controller nodes 



The A13 has 3 SPI controllers compatible with the one found in the A10. Add
them in the DT.

Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
parent 8a689569

arch/arm/boot/dts/sun5i-a13.dtsi

+33 −0
Original line number Diff line number Diff line
@@ -298,6 +298,39 @@ 
		#size-cells = <1>;

		ranges;



		spi0: spi@01c05000 {

			compatible = "allwinner,sun4i-a10-spi";

			reg = <0x01c05000 0x1000>;

			interrupts = <10>;

			clocks = <&ahb_gates 20>, <&spi0_clk>;

			clock-names = "ahb", "mod";

			status = "disabled";

			#address-cells = <1>;

			#size-cells = <0>;

		};



		spi1: spi@01c06000 {

			compatible = "allwinner,sun4i-a10-spi";

			reg = <0x01c06000 0x1000>;

			interrupts = <11>;

			clocks = <&ahb_gates 21>, <&spi1_clk>;

			clock-names = "ahb", "mod";

			status = "disabled";

			#address-cells = <1>;

			#size-cells = <0>;

		};



		spi2: spi@01c17000 {

			compatible = "allwinner,sun4i-a10-spi";

			reg = <0x01c17000 0x1000>;

			interrupts = <12>;

			clocks = <&ahb_gates 22>, <&spi2_clk>;

			clock-names = "ahb", "mod";

			status = "disabled";

			#address-cells = <1>;

			#size-cells = <0>;

		};



		intc: interrupt-controller@01c20400 {

			compatible = "allwinner,sun4i-ic";

			reg = <0x01c20400 0x400>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE