Commit 8e80f660 authored by Sebastien Guiriec's avatar Sebastien Guiriec Committed by Benoit Cousson
Browse files

ARM: dts: omap5: Update UART with address space and interrupts 



Add base address and interrupt line inside Device Tree data for
OMAP5.

Fix as well the wrong compatible string on UART5 & 6.

Signed-off-by: default avatarSebastien Guiriec <s-guiriec@ti.com>
Reviewed-by: default avatarShubhrajyoti D <shubhrajyoti@ti.com>
[b-cousson@ti.com: Update the changelog to reflect the fixes
done in the patch]
Signed-off-by: default avatarBenoit Cousson <b-cousson@ti.com>
parent d7118bbd

arch/arm/boot/dts/omap5.dtsi

+14 −2
Original line number Diff line number Diff line
@@ -237,36 +237,48 @@ 


		uart1: serial@4806a000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806a000 0x100>;

			interrupts = <0 72 0x4>;

			ti,hwmods = "uart1";

			clock-frequency = <48000000>;

		};



		uart2: serial@4806c000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806c000 0x100>;

			interrupts = <0 73 0x4>;

			ti,hwmods = "uart2";

			clock-frequency = <48000000>;

		};



		uart3: serial@48020000 {

			compatible = "ti,omap4-uart";

			reg = <0x48020000 0x100>;

			interrupts = <0 74 0x4>;

			ti,hwmods = "uart3";

			clock-frequency = <48000000>;

		};



		uart4: serial@4806e000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806e000 0x100>;

			interrupts = <0 70 0x4>;

			ti,hwmods = "uart4";

			clock-frequency = <48000000>;

		};



		uart5: serial@48066000 {

			compatible = "ti,omap5-uart";

			compatible = "ti,omap4-uart";

			reg = <0x48066000 0x100>;

			interrupts = <0 105 0x4>;

			ti,hwmods = "uart5";

			clock-frequency = <48000000>;

		};



		uart6: serial@48068000 {

			compatible = "ti,omap6-uart";

			compatible = "ti,omap4-uart";

			reg = <0x48068000 0x100>;

			interrupts = <0 106 0x4>;

			ti,hwmods = "uart6";

			clock-frequency = <48000000>;

		};

CRA Git | Maintained and supported by SUSTech CRA and CCSE