Commit 8ceb8568 authored by Yannick Fertré's avatar Yannick Fertré Committed by Benjamin Gaignard
Browse files

drm/stm: ltdc: update planes at next vblank to avoid partial refresh 



Plane updates must be synchronized on vblank with the shadow register mechanism
to avoid partial refresh on screen.

Signed-off-by: default avatarYannick Fertré <yannick.fertre@st.com>
Acked-by: default avatarPhilippe Cornu <philippe.cornu@st.com>
Signed-off-by: default avatarBenjamin Gaignard <benjamin.gaignard@linaro.org>
Link: https://patchwork.freedesktop.org/patch/msgid/1554103457-29595-1-git-send-email-yannick.fertre@st.com
parent c64d1cb6

drivers/gpu/drm/stm/ltdc.c

+2 −2
Original line number Diff line number Diff line
@@ -426,8 +426,8 @@ static void ltdc_crtc_atomic_enable(struct drm_crtc *crtc, 
	/* Enable IRQ */

	reg_set(ldev->regs, LTDC_IER, IER_RRIE | IER_FUIE | IER_TERRIE);



	/* Immediately commit the planes */

	reg_set(ldev->regs, LTDC_SRCR, SRCR_IMR);

	/* Commit shadow registers = update planes at next vblank */

	reg_set(ldev->regs, LTDC_SRCR, SRCR_VBR);



	/* Enable LTDC */

	reg_set(ldev->regs, LTDC_GCR, GCR_LTDCEN);

CRA Git | Maintained and supported by SUSTech CRA and CCSE