Commit 8c334ce8 authored by Linus Torvalds's avatar Linus Torvalds
Browse files

Merge branch 'timers-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip 

Pull clocksource updates from Ingo Molnar:
 "The main change in this tree is the addition of various new SoC
  clocksource/clockevents drivers: Conexant Digicolor SoCs, rockchip
  rk3288 board, asm9260 for MIPS and versatile AB/PB boards"

* 'timers-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip:
  dts: versatile: Add sysregs node
  clocksource: versatile: Adapt for Versatile AB and PB boards
  dt/bindings: Add binding for Versatile system registers
  clocksource: Driver for Conexant Digicolor SoC timer
  clocksource: devicetree: Document Conexant Digicolor timer binding
  clockevents: rockchip: Add rockchip timer for rk3288
  ARM: clocksource: Add asm9260_timer driver
  clocksource: marco: Rename marco to atlas7
  clocksource: sirf: Remove unused variable
parents 3c6847ea f40d149b

Documentation/devicetree/bindings/arm/versatile-sysreg.txt

0 → 100644
+10 −0
Original line number Diff line number Diff line 
ARM Versatile system registers

--------------------------------------



This is a system control registers block, providing multiple low level

platform functions like board detection and identification, software

interrupt generation, MMC and NOR Flash control etc.



Required node properties:

- compatible value : = "arm,versatile-sysreg", "syscon"

- reg : physical base address and the size of the registers window

Documentation/devicetree/bindings/timer/digicolor-timer.txt

0 → 100644
+18 −0
Original line number Diff line number Diff line 
Conexant Digicolor SoCs Timer Controller



Required properties:



- compatible : should be "cnxt,cx92755-timer"

- reg : Specifies base physical address and size of the "Agent Communication"

  timer registers

- interrupts : Contains 8 interrupts, one for each timer

- clocks: phandle to the main clock



Example:



	timer@f0000fc0 {

		compatible = "cnxt,cx92755-timer";

		reg = <0xf0000fc0 0x40>;

		interrupts = <19>, <31>, <34>, <35>, <52>, <53>, <54>, <55>;

		clocks = <&main_clk>;

	};

Documentation/devicetree/bindings/timer/rockchip,rk3288-timer.txt

0 → 100644
+18 −0
Original line number Diff line number Diff line 
Rockchip rk3288 timer



Required properties:

- compatible: shall be "rockchip,rk3288-timer"

- reg: base address of the timer register starting with TIMERS CONTROL register

- interrupts: should contain the interrupts for Timer0

- clocks : must contain an entry for each entry in clock-names

- clock-names : must include the following entries:

  "timer", "pclk"



Example:

	timer: timer@ff810000 {

		compatible = "rockchip,rk3288-timer";

		reg = <0xff810000 0x20>;

		interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&xin24m>, <&cru PCLK_TIMER>;

		clock-names = "timer", "pclk";

	};

MAINTAINERS

+1 −1
Original line number Diff line number Diff line
@@ -974,7 +974,7 @@ S: Maintained 
F:	arch/arm/mach-prima2/

F:	drivers/clk/sirf/

F:	drivers/clocksource/timer-prima2.c

F:	drivers/clocksource/timer-marco.c

F:	drivers/clocksource/timer-atlas7.c

N:	[^a-z]sirf



ARM/EBSA110 MACHINE SUPPORT

arch/arm/boot/dts/versatile-ab.dts

+5 −0
Original line number Diff line number Diff line
@@ -252,6 +252,11 @@ 
			#size-cells = <1>;

			ranges = <0 0x10000000 0x10000>;



			sysreg@0 {

				compatible = "arm,versatile-sysreg", "syscon";

				reg = <0x00000 0x1000>;

			};



			aaci@4000 {

				compatible = "arm,primecell";

				reg = <0x4000 0x1000>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE