Commit 8ae6efdd authored by Dave Martin's avatar Dave Martin Committed by Marc Zyngier
Browse files

KVM: arm64/sve: Clean up UAPI register ID definitions 



Currently, the SVE register ID macros are not all defined in the
same way, and advertise the fact that FFR maps onto the nonexistent
predicate register P16.  This is really just for kernel
convenience, and may lead userspace into bad habits.

Instead, this patch masks the ID macro arguments so that
architecturally invalid register numbers will not be passed through
any more, and uses a literal KVM_REG_ARM64_SVE_FFR_BASE macro to
define KVM_REG_ARM64_SVE_FFR(), similarly to the way the _ZREG()
and _PREG() macros are defined.

Rather than plugging in magic numbers for the number of Z- and P-
registers and the maximum possible number of register slices, this
patch provides definitions for those too.  Userspace is going to
need them in any case, and it makes sense for them to come from
<uapi/asm/kvm.h>.

sve_reg_to_region() uses convenience constants that are defined in
a different way, and also makes use of the fact that the FFR IDs
are really contiguous with the P15 IDs, so this patch retains the
existing convenience constants in guest.c, supplemented with a
couple of sanity checks to check for consistency with the UAPI
header.

Fixes: e1c9c983 ("KVM: arm64/sve: Add SVE support to register access ioctl interface")
Suggested-by: default avatarAndrew Jones <drjones@redhat.com>
Signed-off-by: default avatarDave Martin <Dave.Martin@arm.com>
Reviewed-by: default avatarAndrew Jones <drjones@redhat.com>
Signed-off-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
parent 700698a8

arch/arm64/include/uapi/asm/kvm.h

+23 −9
Original line number Diff line number Diff line
@@ -35,6 +35,7 @@ 
#include <linux/psci.h>

#include <linux/types.h>

#include <asm/ptrace.h>

#include <asm/sve_context.h>



#define __KVM_HAVE_GUEST_DEBUG

#define __KVM_HAVE_IRQ_LINE
@@ -233,16 +234,29 @@ struct kvm_vcpu_events { 
/* Z- and P-regs occupy blocks at the following offsets within this range: */

#define KVM_REG_ARM64_SVE_ZREG_BASE	0

#define KVM_REG_ARM64_SVE_PREG_BASE	0x400

#define KVM_REG_ARM64_SVE_FFR_BASE	0x600



#define KVM_REG_ARM64_SVE_ZREG(n, i)	(KVM_REG_ARM64 | KVM_REG_ARM64_SVE | \

					 KVM_REG_ARM64_SVE_ZREG_BASE |	\

#define KVM_ARM64_SVE_NUM_ZREGS		__SVE_NUM_ZREGS

#define KVM_ARM64_SVE_NUM_PREGS		__SVE_NUM_PREGS



#define KVM_ARM64_SVE_MAX_SLICES	32



#define KVM_REG_ARM64_SVE_ZREG(n, i)					\

	(KVM_REG_ARM64 | KVM_REG_ARM64_SVE | KVM_REG_ARM64_SVE_ZREG_BASE | \

	 KVM_REG_SIZE_U2048 |						\

					 ((n) << 5) | (i))

#define KVM_REG_ARM64_SVE_PREG(n, i)	(KVM_REG_ARM64 | KVM_REG_ARM64_SVE | \

					 KVM_REG_ARM64_SVE_PREG_BASE |	\

	 (((n) & (KVM_ARM64_SVE_NUM_ZREGS - 1)) << 5) |			\

	 ((i) & (KVM_ARM64_SVE_MAX_SLICES - 1)))



#define KVM_REG_ARM64_SVE_PREG(n, i)					\

	(KVM_REG_ARM64 | KVM_REG_ARM64_SVE | KVM_REG_ARM64_SVE_PREG_BASE | \

	 KVM_REG_SIZE_U256 |						\

	 (((n) & (KVM_ARM64_SVE_NUM_PREGS - 1)) << 5) |			\

	 ((i) & (KVM_ARM64_SVE_MAX_SLICES - 1)))



#define KVM_REG_ARM64_SVE_FFR(i)					\

	(KVM_REG_ARM64 | KVM_REG_ARM64_SVE | KVM_REG_ARM64_SVE_FFR_BASE | \

	 KVM_REG_SIZE_U256 |						\

					 ((n) << 5) | (i))

#define KVM_REG_ARM64_SVE_FFR(i)	KVM_REG_ARM64_SVE_PREG(16, i)

	 ((i) & (KVM_ARM64_SVE_MAX_SLICES - 1)))



/* Vector lengths pseudo-register: */

#define KVM_REG_ARM64_SVE_VLS		(KVM_REG_ARM64 | KVM_REG_ARM64_SVE | \

arch/arm64/kvm/guest.c

+9 −0
Original line number Diff line number Diff line
@@ -325,6 +325,15 @@ static int sve_reg_to_region(struct sve_state_reg_region *region, 


	size_t sve_state_size;



	const u64 last_preg_id = KVM_REG_ARM64_SVE_PREG(SVE_NUM_PREGS - 1,

							SVE_NUM_SLICES - 1);



	/* Verify that the P-regs and FFR really do have contiguous IDs: */

	BUILD_BUG_ON(KVM_REG_ARM64_SVE_FFR(0) != last_preg_id + 1);



	/* Verify that we match the UAPI header: */

	BUILD_BUG_ON(SVE_NUM_SLICES != KVM_ARM64_SVE_MAX_SLICES);



	/* Only the first slice ever exists, for now: */

	if ((reg->id & SVE_REG_SLICE_MASK) != 0)

		return -ENOENT;

CRA Git | Maintained and supported by SUSTech CRA and CCSE