Commit 8a6408a0 authored by Jiri Olsa's avatar Jiri Olsa Committed by Arnaldo Carvalho de Melo
Browse files

perf tests: Add attr stat default test 



Adding test to validate perf_event_attr data for commands:
  'stat -d'
  'stat -dd'
  'stat -ddd'

Signed-off-by: default avatarJiri Olsa <jolsa@redhat.com>
Cc: Corey Ashford <cjashfor@linux.vnet.ibm.com>
Cc: Frederic Weisbecker <fweisbec@gmail.com>
Cc: Ingo Molnar <mingo@elte.hu>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: Paul Mackerras <paulus@samba.org>
Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>
Link: http://lkml.kernel.org/r/1351634526-1516-24-git-send-email-jolsa@redhat.com


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 149960a0

tools/perf/tests/attr/test-stat-detailed-1

0 → 100644
+101 −0
Original line number Diff line number Diff line 
[config]

command = stat

args    = -d kill >/dev/null 2>&1

ret     = 1





# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_TASK_CLOCK

[event1:base-stat]

fd=1

type=1

config=1



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_CONTEXT_SWITCHES

[event2:base-stat]

fd=2

type=1

config=3



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_CPU_MIGRATIONS

[event3:base-stat]

fd=3

type=1

config=4



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_PAGE_FAULTS

[event4:base-stat]

fd=4

type=1

config=2



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_CPU_CYCLES

[event5:base-stat]

fd=5

type=0

config=0



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_FRONTEND

[event6:base-stat]

fd=6

type=0

config=7



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_BACKEND

[event7:base-stat]

fd=7

type=0

config=8



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_INSTRUCTIONS

[event8:base-stat]

fd=8

type=0

config=1



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_BRANCH_INSTRUCTIONS

[event9:base-stat]

fd=9

type=0

config=4



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_BRANCH_MISSES

[event10:base-stat]

fd=10

type=0

config=5



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event11:base-stat]

fd=11

type=3

config=0



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event12:base-stat]

fd=12

type=3

config=65536



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_LL                 <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event13:base-stat]

fd=13

type=3

config=2



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_LL                 <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event14:base-stat]

fd=14

type=3

config=65538

tools/perf/tests/attr/test-stat-detailed-2

0 → 100644
+155 −0
Original line number Diff line number Diff line 
[config]

command = stat

args    = -dd kill >/dev/null 2>&1

ret     = 1





# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_TASK_CLOCK

[event1:base-stat]

fd=1

type=1

config=1



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_CONTEXT_SWITCHES

[event2:base-stat]

fd=2

type=1

config=3



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_CPU_MIGRATIONS

[event3:base-stat]

fd=3

type=1

config=4



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_PAGE_FAULTS

[event4:base-stat]

fd=4

type=1

config=2



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_CPU_CYCLES

[event5:base-stat]

fd=5

type=0

config=0



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_FRONTEND

[event6:base-stat]

fd=6

type=0

config=7



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_BACKEND

[event7:base-stat]

fd=7

type=0

config=8



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_INSTRUCTIONS

[event8:base-stat]

fd=8

type=0

config=1



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_BRANCH_INSTRUCTIONS

[event9:base-stat]

fd=9

type=0

config=4



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_BRANCH_MISSES

[event10:base-stat]

fd=10

type=0

config=5



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event11:base-stat]

fd=11

type=3

config=0



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event12:base-stat]

fd=12

type=3

config=65536



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_LL                 <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event13:base-stat]

fd=13

type=3

config=2



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_LL                 <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event14:base-stat]

fd=14

type=3

config=65538



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_L1I                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event15:base-stat]

fd=15

type=3

config=1



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_L1I                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event16:base-stat]

fd=16

type=3

config=65537



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_DTLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event17:base-stat]

fd=17

type=3

config=3



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_DTLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event18:base-stat]

fd=18

type=3

config=65539



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_ITLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event19:base-stat]

fd=19

type=3

config=4



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_ITLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event20:base-stat]

fd=20

type=3

config=65540

tools/perf/tests/attr/test-stat-detailed-3

0 → 100644
+173 −0
Original line number Diff line number Diff line 
[config]

command = stat

args    = -ddd kill >/dev/null 2>&1

ret     = 1





# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_TASK_CLOCK

[event1:base-stat]

fd=1

type=1

config=1



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_CONTEXT_SWITCHES

[event2:base-stat]

fd=2

type=1

config=3



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_CPU_MIGRATIONS

[event3:base-stat]

fd=3

type=1

config=4



# PERF_TYPE_SOFTWARE / PERF_COUNT_SW_PAGE_FAULTS

[event4:base-stat]

fd=4

type=1

config=2



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_CPU_CYCLES

[event5:base-stat]

fd=5

type=0

config=0



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_FRONTEND

[event6:base-stat]

fd=6

type=0

config=7



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_STALLED_CYCLES_BACKEND

[event7:base-stat]

fd=7

type=0

config=8



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_INSTRUCTIONS

[event8:base-stat]

fd=8

type=0

config=1



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_BRANCH_INSTRUCTIONS

[event9:base-stat]

fd=9

type=0

config=4



# PERF_TYPE_HARDWARE / PERF_COUNT_HW_BRANCH_MISSES

[event10:base-stat]

fd=10

type=0

config=5



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event11:base-stat]

fd=11

type=3

config=0



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event12:base-stat]

fd=12

type=3

config=65536



# PERF_TYPE_HW_CACHE /

#  PERF_COUNT_HW_CACHE_LL                 <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event13:base-stat]

fd=13

type=3

config=2



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_LL                 <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event14:base-stat]

fd=14

type=3

config=65538



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_L1I                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event15:base-stat]

fd=15

type=3

config=1



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_L1I                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event16:base-stat]

fd=16

type=3

config=65537



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_DTLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event17:base-stat]

fd=17

type=3

config=3



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_DTLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event18:base-stat]

fd=18

type=3

config=65539



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_ITLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event19:base-stat]

fd=19

type=3

config=4



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_ITLB               <<  0  |

# (PERF_COUNT_HW_CACHE_OP_READ            <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event20:base-stat]

fd=20

type=3

config=65540



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_PREFETCH        <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_ACCESS      << 16)

[event21:base-stat]

fd=21

type=3

config=512



# PERF_TYPE_HW_CACHE,

#  PERF_COUNT_HW_CACHE_L1D                <<  0  |

# (PERF_COUNT_HW_CACHE_OP_PREFETCH        <<  8) |

# (PERF_COUNT_HW_CACHE_RESULT_MISS        << 16)

[event22:base-stat]

fd=22

type=3

config=66048

CRA Git | Maintained and supported by SUSTech CRA and CCSE