Commit 89c5ca3b authored by Dmytro Laktyushkin's avatar Dmytro Laktyushkin Committed by Alex Deucher
Browse files

drm/amd/display: remove unused dml variables

parent 157cc885
Loading
Loading
Loading
Loading
+0 −2
Original line number Diff line number Diff line
@@ -334,7 +334,6 @@ struct _vcs_dpi_display_pipe_dest_params_st {
	unsigned int vblank_end;
	unsigned int htotal;
	unsigned int vtotal;
	unsigned int refresh_rate;
	unsigned int vfront_porch;
	unsigned int vactive;
	unsigned int hactive;
@@ -345,7 +344,6 @@ struct _vcs_dpi_display_pipe_dest_params_st {
	unsigned char interlaced;
	double pixel_rate_mhz;
	unsigned char synchronized_vblank_all_planes;
	unsigned char synchronize_timing_if_single_refresh_rate;
	unsigned char otg_inst;
	unsigned int odm_combine;
	unsigned char use_maximum_vstartup;
+0 −2
Original line number Diff line number Diff line
@@ -659,10 +659,8 @@ static void fetch_pipe_params(struct display_mode_lib *mode_lib)

	// TODO: ODMCombineEnabled => 2 * DPPPerPlane...actually maybe not since all pipes are specified
	// Do we want the dscclk to automatically be halved? Guess not since the value is specified
	mode_lib->vba.SynchronizeTimingsIfSingleRefreshRate = pipes[0].pipe.dest.synchronize_timing_if_single_refresh_rate;
	mode_lib->vba.SynchronizedVBlank = pipes[0].pipe.dest.synchronized_vblank_all_planes;
	for (k = 1; k < mode_lib->vba.cache_num_pipes; ++k) {
		ASSERT(mode_lib->vba.SynchronizeTimingsIfSingleRefreshRate == pipes[k].pipe.dest.synchronize_timing_if_single_refresh_rate);
		ASSERT(mode_lib->vba.SynchronizedVBlank == pipes[k].pipe.dest.synchronized_vblank_all_planes);
	}

+0 −1
Original line number Diff line number Diff line
@@ -921,7 +921,6 @@ struct vba_vars_st {
	bool UseMinimumRequiredDCFCLK;
	bool ClampMinDCFCLK;
	bool AllowDramClockChangeOneDisplayVactive;
	bool SynchronizeTimingsIfSingleRefreshRate;

};