Commit 89ad2be7 authored by Abhilash Kesavan's avatar Abhilash Kesavan Committed by Ulf Hansson
Browse files

mmc: dw_mmc: exynos: Add support for exynos7 



The Exynos7 has a DWMMC controller (v2.70a) which is different from
prior versions. This patch adds new compatible strings for exynos7.
This patch also fixes the CLKSEL register offset on exynos7.

Signed-off-by: default avatarAbhilash Kesavan <a.kesavan@samsung.com>
Signed-off-by: default avatarYuvaraj Kumar C D <yuvaraj.cd@samsung.com>
Tested-by: default avatarVivek Gautam <gautam.vivek@samsung.com>
Acked-by: default avatarJaehoon Chung <jh80.chung@samsung.com>
Signed-off-by: default avatarUlf Hansson <ulf.hansson@linaro.org>
parent 2d079c43

Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt

+4 −0
Original line number Diff line number Diff line
@@ -18,6 +18,10 @@ Required Properties: 
	  specific extensions.

	- "samsung,exynos5420-dw-mshc": for controllers with Samsung Exynos5420

	  specific extensions.

	- "samsung,exynos7-dw-mshc": for controllers with Samsung Exynos7

	  specific extensions.

	- "samsung,exynos7-dw-mshc-smu": for controllers with Samsung Exynos7

	  specific extensions having an SMU.



* samsung,dw-mshc-ciu-div: Specifies the divider value for the card interface

  unit (ciu) clock. This property is applicable only for Exynos5 SoC's and

drivers/mmc/host/dw_mmc-exynos.c

+78 −13
Original line number Diff line number Diff line
@@ -25,6 +25,7 @@ 
#define NUM_PINS(x)			(x + 2)



#define SDMMC_CLKSEL			0x09C

#define SDMMC_CLKSEL64			0x0A8

#define SDMMC_CLKSEL_CCLK_SAMPLE(x)	(((x) & 7) << 0)

#define SDMMC_CLKSEL_CCLK_DRIVE(x)	(((x) & 7) << 16)

#define SDMMC_CLKSEL_CCLK_DIVIDER(x)	(((x) & 7) << 24)
@@ -65,6 +66,8 @@ enum dw_mci_exynos_type { 
	DW_MCI_TYPE_EXYNOS5250,

	DW_MCI_TYPE_EXYNOS5420,

	DW_MCI_TYPE_EXYNOS5420_SMU,

	DW_MCI_TYPE_EXYNOS7,

	DW_MCI_TYPE_EXYNOS7_SMU,

};



/* Exynos implementation specific driver private data */
@@ -95,6 +98,12 @@ static struct dw_mci_exynos_compatible { 
	}, {

		.compatible	= "samsung,exynos5420-dw-mshc-smu",

		.ctrl_type	= DW_MCI_TYPE_EXYNOS5420_SMU,

	}, {

		.compatible	= "samsung,exynos7-dw-mshc",

		.ctrl_type	= DW_MCI_TYPE_EXYNOS7,

	}, {

		.compatible	= "samsung,exynos7-dw-mshc-smu",

		.ctrl_type	= DW_MCI_TYPE_EXYNOS7_SMU,

	},

};
@@ -102,7 +111,8 @@ static int dw_mci_exynos_priv_init(struct dw_mci *host) 
{

	struct dw_mci_exynos_priv_data *priv = host->priv;



	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS5420_SMU) {

	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS5420_SMU ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU) {

		mci_writel(host, MPSBEGIN0, 0);

		mci_writel(host, MPSEND0, DWMCI_BLOCK_NUM);

		mci_writel(host, MPSCTRL0, DWMCI_MPSCTRL_SECURE_WRITE_BIT |
@@ -153,11 +163,22 @@ static int dw_mci_exynos_resume(struct device *dev) 
static int dw_mci_exynos_resume_noirq(struct device *dev)

{

	struct dw_mci *host = dev_get_drvdata(dev);

	struct dw_mci_exynos_priv_data *priv = host->priv;

	u32 clksel;



	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

		clksel = mci_readl(host, CLKSEL64);

	else

		clksel = mci_readl(host, CLKSEL);

	if (clksel & SDMMC_CLKSEL_WAKEUP_INT)



	if (clksel & SDMMC_CLKSEL_WAKEUP_INT) {

		if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

			priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

			mci_writel(host, CLKSEL64, clksel);

		else

			mci_writel(host, CLKSEL, clksel);

	}



	return 0;

}
@@ -169,6 +190,7 @@ static int dw_mci_exynos_resume_noirq(struct device *dev) 


static void dw_mci_exynos_prepare_command(struct dw_mci *host, u32 *cmdr)

{

	struct dw_mci_exynos_priv_data *priv = host->priv;

	/*

	 * Exynos4412 and Exynos5250 extends the use of CMD register with the

	 * use of bit 29 (which is reserved on standard MSHC controllers) for
@@ -176,9 +198,15 @@ static void dw_mci_exynos_prepare_command(struct dw_mci *host, u32 *cmdr) 
	 * HOLD register should be bypassed in case there is no phase shift

	 * applied on CMD/DATA that is sent to the card.

	 */

	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU) {

		if (SDMMC_CLKSEL_GET_DRV_WD3(mci_readl(host, CLKSEL64)))

			*cmdr |= SDMMC_CMD_USE_HOLD_REG;

	 } else {

		if (SDMMC_CLKSEL_GET_DRV_WD3(mci_readl(host, CLKSEL)))

			*cmdr |= SDMMC_CMD_USE_HOLD_REG;

	}

}



static void dw_mci_exynos_set_ios(struct dw_mci *host, struct mmc_ios *ios)

{
@@ -188,11 +216,19 @@ static void dw_mci_exynos_set_ios(struct dw_mci *host, struct mmc_ios *ios) 
	u8 div = priv->ciu_div + 1;



	if (ios->timing == MMC_TIMING_MMC_DDR52) {

		if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

			priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

			mci_writel(host, CLKSEL64, priv->ddr_timing);

		else

			mci_writel(host, CLKSEL, priv->ddr_timing);

		/* Should be double rate for DDR mode */

		if (ios->bus_width == MMC_BUS_WIDTH_8)

			wanted <<= 1;

	} else {

		if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

			priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

			mci_writel(host, CLKSEL64, priv->sdr_timing);

		else

			mci_writel(host, CLKSEL, priv->sdr_timing);

	}
@@ -265,25 +301,50 @@ static int dw_mci_exynos_parse_dt(struct dw_mci *host) 


static inline u8 dw_mci_exynos_get_clksmpl(struct dw_mci *host)

{

	struct dw_mci_exynos_priv_data *priv = host->priv;



	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

		return SDMMC_CLKSEL_CCLK_SAMPLE(mci_readl(host, CLKSEL64));

	else

		return SDMMC_CLKSEL_CCLK_SAMPLE(mci_readl(host, CLKSEL));

}



static inline void dw_mci_exynos_set_clksmpl(struct dw_mci *host, u8 sample)

{

	u32 clksel;

	struct dw_mci_exynos_priv_data *priv = host->priv;



	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

		clksel = mci_readl(host, CLKSEL64);

	else

		clksel = mci_readl(host, CLKSEL);

	clksel = (clksel & ~0x7) | SDMMC_CLKSEL_CCLK_SAMPLE(sample);

	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

		mci_writel(host, CLKSEL64, clksel);

	else

		mci_writel(host, CLKSEL, clksel);

}



static inline u8 dw_mci_exynos_move_next_clksmpl(struct dw_mci *host)

{

	struct dw_mci_exynos_priv_data *priv = host->priv;

	u32 clksel;

	u8 sample;



	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

		clksel = mci_readl(host, CLKSEL64);

	else

		clksel = mci_readl(host, CLKSEL);

	sample = (clksel + 1) & 0x7;

	clksel = (clksel & ~0x7) | sample;

	if (priv->ctrl_type == DW_MCI_TYPE_EXYNOS7 ||

		priv->ctrl_type == DW_MCI_TYPE_EXYNOS7_SMU)

		mci_writel(host, CLKSEL64, clksel);

	else

		mci_writel(host, CLKSEL, clksel);

	return sample;

}
@@ -411,6 +472,10 @@ static const struct of_device_id dw_mci_exynos_match[] = { 
			.data = &exynos_drv_data, },

	{ .compatible = "samsung,exynos5420-dw-mshc-smu",

			.data = &exynos_drv_data, },

	{ .compatible = "samsung,exynos7-dw-mshc",

			.data = &exynos_drv_data, },

	{ .compatible = "samsung,exynos7-dw-mshc-smu",

			.data = &exynos_drv_data, },

	{},

};

MODULE_DEVICE_TABLE(of, dw_mci_exynos_match);

CRA Git | Maintained and supported by SUSTech CRA and CCSE