Commit 894db164 authored by Guennadi Liakhovetski's avatar Guennadi Liakhovetski Committed by Simon Horman
Browse files

irqchip: renesas-intc-irqpin: DT binding for sense bitfield width 



Most Renesas irqpin controllers have 4-bit sense fields, however, some
have different widths. This patch adds a DT binding to optionally
specify such non-standard values.

Signed-off-by: default avatarGuennadi Liakhovetski <g.liakhovetski+renesas@gmail.com>
Acked-by: default avatarArnd Bergmann <arnd@arndb.de>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 24603f3c

Documentation/devicetree/bindings/interrupt-controller/renesas,intc-irqpin.txt

0 → 100644
+14 −0
Original line number Diff line number Diff line 
DT bindings for the R-/SH-Mobile irqpin controller



Required properties:



- compatible: has to be "renesas,intc-irqpin"

- #interrupt-cells: has to be <2>: an interrupt index and flags, as defined in

  interrupts.txt in this directory



Optional properties:



- any properties, listed in interrupts.txt, and any standard resource allocation

  properties

- sense-bitfield-width: width of a single sense bitfield in the SENSE register,

  if different from the default 4 bits

drivers/irqchip/irq-renesas-intc-irqpin.c

+4 −0
Original line number Diff line number Diff line
@@ -18,6 +18,7 @@ 
 */



#include <linux/init.h>

#include <linux/of.h>

#include <linux/platform_device.h>

#include <linux/spinlock.h>

#include <linux/interrupt.h>
@@ -349,6 +350,9 @@ static int intc_irqpin_probe(struct platform_device *pdev) 
	/* deal with driver instance configuration */

	if (pdata)

		memcpy(&p->config, pdata, sizeof(*pdata));

	else

		of_property_read_u32(pdev->dev.of_node, "sense-bitfield-width",

				     &p->config.sense_bitfield_width);

	if (!p->config.sense_bitfield_width)

		p->config.sense_bitfield_width = 4; /* default to 4 bits */

CRA Git | Maintained and supported by SUSTech CRA and CCSE