Commit 893e591b authored Jan 30, 2020 by Linus Torvalds

linux

Pull devicetree updates from Rob Herring:

 - Update dtc to upstream v1.5.1-22-gc40aeb60b47a (plus 1 revert)

 - Fix for DMA coherent devices on Power

 - Rework and simplify the DT phandle cache code

 - DT schema conversions for LEDS, gpio-leds, STM32 dfsdm, STM32 UART,
   STM32 ROMEM, STM32 watchdog, STM32 DMAs, STM32 mlahb, STM32 RTC,
   STM32 RCC, STM32 syscon, rs485, Renesas rCar CSI2, Faraday FTIDE010,
   DWC2, Arm idle-states, Allwinner legacy resets, PRCM and clocks,
   Allwinner H6 OPP, Allwinner AHCI, Allwinner MBUS, Allwinner A31 CSI,
   Allwinner h/w codec, Allwinner A10 system ctrl, Allwinner SRAM,
   Allwinner USB PHY, Renesas CEU, generic PCI host, Arm Versatile PCI

 - New binding schemas for SATA and PATA controllers, TI and Infineon VR
   controllers, MAX31730

 - New compatible strings for i.MX8QM, WCN3991, renesas,r8a77961-wdt,
   renesas,etheravb-r8a77961

 - Add USB 'super-speed-plus' as a documented speed

 - Vendor prefixes for broadmobi, calaosystems, kam, and mps

 - Clean-up the multiple flavors of ST-Ericsson vendor prefixes

* tag 'devicetree-for-5.6' of git://git.kernel.org/pub/scm/linux/kernel/git/robh/linux: (66 commits)
  scripts/dtc: Revert "yamltree: Ensure consistent bracketing of properties with phandles"
  of: Add OF_DMA_DEFAULT_COHERENT & select it on powerpc
  dt-bindings: leds: Convert gpio-leds to DT schema
  dt-bindings: leds: Convert common LED binding to schema
  dt-bindings: PCI: Convert generic host binding to DT schema
  dt-bindings: PCI: Convert Arm Versatile binding to DT schema
  dt-bindings: Be explicit about installing deps
  dt-bindings: stm32: convert dfsdm to json-schema
  dt-bindings: serial: Convert STM32 UART to json-schema
  dt-bindings: serial: Convert rs485 bindings to json-schema
  dt-bindings: timer: Use non-empty ranges in example
  dt-bindings: arm-boards: typo fix
  dt-bindings: Add TI and Infineon VR Controllers as trivial devices
  dt-binding: usb: add "super-speed-plus"
  dt-bindings: rcar-csi2: Convert bindings to json-schema
  dt-bindings: iio: adc: ad7606: Fix wrong maxItems value
  dt-bindings: Convert Faraday FTIDE010 to DT schema
  dt-bindings: Create DT bindings for PATA controllers
  dt-bindings: Create DT bindings for SATA controllers
  dt: bindings: add vendor prefix for Kamstrup A/S
  ...

parents 1c715a65 e9a3bfe3

Documentation/devicetree/bindings/arm/arm-boards

+1 −1

Original line number	Diff line number	Diff line
		@@ -121,7 +121,7 @@ Required properties (in root node):
		Required nodes:

		- soc: some node of the RealView platforms must be the SoC
		node that contain the SoC-specific devices, withe the compatible
		node that contain the SoC-specific devices, with the compatible
		string set to one of these tuples:
		"arm,realview-eb-soc", "simple-bus"
		"arm,realview-pb1176-soc", "simple-bus"

Documentation/devicetree/bindings/arm/idle-states.txt

deleted100644 → 0

+0 −706

File deleted.

Preview size limit exceeded, changes collapsed.

Documentation/devicetree/bindings/arm/idle-states.yaml

0 → 100644

+661 −0

File added.

Preview size limit exceeded, changes collapsed.

Documentation/devicetree/bindings/arm/stm32/mlahb.txt

deleted100644 → 0

+0 −37

Original line number	Diff line number	Diff line
		ML-AHB interconnect bindings

		These bindings describe the STM32 SoCs ML-AHB interconnect bus which connects
		a Cortex-M subsystem with dedicated memories.
		The MCU SRAM and RETRAM memory parts can be accessed through different addresses
		(see "RAM aliases" in [1]) using different buses (see [2]) : balancing the
		Cortex-M firmware accesses among those ports allows to tune the system
		performance.

		[1]: https://www.st.com/resource/en/reference_manual/dm00327659.pdf
		[2]: https://wiki.st.com/stm32mpu/wiki/STM32MP15_RAM_mapping

		Required properties:
		- compatible: should be "simple-bus"
		- dma-ranges: describes memory addresses translation between the local CPU and
		the remote Cortex-M processor. Each memory region, is declared with
		3 parameters:
		- param 1: device base address (Cortex-M processor address)
		- param 2: physical base address (local CPU address)
		- param 3: size of the memory region.

		The Cortex-M remote processor accessed via the mlahb interconnect is described
		by a child node.

		Example:
		mlahb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		dma-ranges = <0x00000000 0x38000000 0x10000>,
		<0x10000000 0x10000000 0x60000>,
		<0x30000000 0x30000000 0x60000>;

		m4_rproc: m4@10000000 {
		...
		};
		};

Documentation/devicetree/bindings/arm/stm32/st,mlahb.yaml

0 → 100644

+70 −0

File added.

Preview size limit exceeded, changes collapsed.

Admin message