Commit 87fd4e26 authored by Andrea Gelmini's avatar Andrea Gelmini Committed by Ralf Baechle
Browse files

MIPS: IP27: Fix typo 



Signed-off-by: default avatarAndrea Gelmini <andrea.gelmini@gelma.net>
Cc: trivial@kernel.org
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/13320/
Patchwork: https://patchwork.linux-mips.org/patch/13335/
Patchwork: https://patchwork.linux-mips.org/patch/13336/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent e904b94a

arch/mips/include/asm/mach-ip27/dma-coherence.h

+1 −1
Original line number Diff line number Diff line
@@ -64,7 +64,7 @@ static inline void plat_post_dma_flush(struct device *dev) 


static inline int plat_device_is_coherent(struct device *dev)

{

	return 1;		/* IP27 non-cohernet mode is unsupported */

	return 1;		/* IP27 non-coherent mode is unsupported */

}



#endif /* __ASM_MACH_IP27_DMA_COHERENCE_H */

arch/mips/pci/ops-bridge.c

+2 −2
Original line number Diff line number Diff line
@@ -33,9 +33,9 @@ static u32 emulate_ioc3_cfg(int where, int size) 
 * The Bridge ASIC supports both type 0 and type 1 access.  Type 1 is

 * not really documented, so right now I can't write code which uses it.

 * Therefore we use type 0 accesses for now even though they won't work

 * correcly for PCI-to-PCI bridges.

 * correctly for PCI-to-PCI bridges.

 *

 * The function is complicated by the ultimate brokeness of the IOC3 chip

 * The function is complicated by the ultimate brokenness of the IOC3 chip

 * which is used in SGI systems.  The IOC3 can only handle 32-bit PCI

 * accesses and does only decode parts of it's address space.

 */

arch/mips/sgi-ip27/ip27-hubio.c

+1 −1
Original line number Diff line number Diff line
@@ -105,7 +105,7 @@ static void hub_setup_prb(nasid_t nasid, int prbnum, int credits) 
	prb.iprb_ff = force_fire_and_forget ? 1 : 0;



	/*

	 * Set the appropriate number of PIO cresits for the widget.

	 * Set the appropriate number of PIO credits for the widget.

	 */

	prb.iprb_xtalkctr = credits;

CRA Git | Maintained and supported by SUSTech CRA and CCSE