Commit 8792f592 authored by Olof Johansson's avatar Olof Johansson
Browse files

Merge tag 'samsung-clk-3' of... 

Merge tag 'samsung-clk-3' of git://git.kernel.org/pub/scm/linux/kernel/git/kgene/linux-samsung into next/soc

Merge "Samsung 3rd clock updates for 3.16" from Kukjin Kim:

- add clock for new exynos5410 SoC

* tag 'samsung-clk-3' of git://git.kernel.org/pub/scm/linux/kernel/git/kgene/linux-samsung

:
  clk: exynos5410: register clocks using common clock framework

Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parents b4c48e87 e7ef0b63

Documentation/devicetree/bindings/clock/exynos5410-clock.txt

0 → 100644
+45 −0
Original line number Diff line number Diff line 
* Samsung Exynos5410 Clock Controller



The Exynos5410 clock controller generates and supplies clock to various

controllers within the Exynos5410 SoC.



Required Properties:



- compatible: should be "samsung,exynos5410-clock"



- reg: physical base address of the controller and length of memory mapped

  region.



- #clock-cells: should be 1.



All available clocks are defined as preprocessor macros in

dt-bindings/clock/exynos5410.h header and can be used in device

tree sources.



External clock:



There is clock that is generated outside the SoC. It

is expected that it is defined using standard clock bindings

with following clock-output-name:



 - "fin_pll" - PLL input clock from XXTI



Example 1: An example of a clock controller node is listed below.



	clock: clock-controller@0x10010000 {

		compatible = "samsung,exynos5410-clock";

		reg = <0x10010000 0x30000>;

		#clock-cells = <1>;

	};



Example 2: UART controller node that consumes the clock generated by the clock

	   controller. Refer to the standard clock bindings for information

	   about 'clocks' and 'clock-names' property.



	serial@12C20000 {

		compatible = "samsung,exynos4210-uart";

		reg = <0x12C00000 0x100>;

		interrupts = <0 51 0>;

		clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;

		clock-names = "uart", "clk_uart_baud0";

	};

drivers/clk/samsung/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ obj-$(CONFIG_SOC_EXYNOS3250) += clk-exynos3250.o 
obj-$(CONFIG_ARCH_EXYNOS4)	+= clk-exynos4.o

obj-$(CONFIG_SOC_EXYNOS5250)	+= clk-exynos5250.o

obj-$(CONFIG_SOC_EXYNOS5260)	+= clk-exynos5260.o

obj-$(CONFIG_SOC_EXYNOS5410)	+= clk-exynos5410.o

obj-$(CONFIG_SOC_EXYNOS5420)	+= clk-exynos5420.o

obj-$(CONFIG_SOC_EXYNOS5440)	+= clk-exynos5440.o

obj-$(CONFIG_ARCH_EXYNOS)	+= clk-exynos-audss.o

drivers/clk/samsung/clk-exynos5410.c

0 → 100644
+209 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2013 Samsung Electronics Co., Ltd.

 * Author: Tarek Dakhran <t.dakhran@samsung.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 *

 * Common Clock Framework support for Exynos5410 SoC.

*/



#include <dt-bindings/clock/exynos5410.h>



#include <linux/clk.h>

#include <linux/clkdev.h>

#include <linux/clk-provider.h>

#include <linux/of.h>

#include <linux/of_address.h>



#include "clk.h"



#define APLL_LOCK               0x0

#define APLL_CON0               0x100

#define CPLL_LOCK               0x10020

#define CPLL_CON0               0x10120

#define MPLL_LOCK               0x4000

#define MPLL_CON0               0x4100

#define BPLL_LOCK               0x20010

#define BPLL_CON0               0x20110

#define KPLL_LOCK               0x28000

#define KPLL_CON0               0x28100



#define SRC_CPU			0x200

#define DIV_CPU0		0x500

#define SRC_CPERI1		0x4204

#define DIV_TOP0		0x10510

#define DIV_TOP1		0x10514

#define DIV_FSYS1		0x1054c

#define DIV_FSYS2		0x10550

#define DIV_PERIC0		0x10558

#define SRC_TOP0		0x10210

#define SRC_TOP1		0x10214

#define SRC_TOP2		0x10218

#define SRC_FSYS		0x10244

#define SRC_PERIC0		0x10250

#define SRC_MASK_FSYS		0x10340

#define SRC_MASK_PERIC0		0x10350

#define GATE_BUS_FSYS0		0x10740

#define GATE_IP_FSYS		0x10944

#define GATE_IP_PERIC		0x10950

#define GATE_IP_PERIS		0x10960

#define SRC_CDREX		0x20200

#define SRC_KFC			0x28200

#define DIV_KFC0		0x28500



/* list of PLLs */

enum exynos5410_plls {

	apll, cpll, mpll,

	bpll, kpll,

	nr_plls                 /* number of PLLs */

};



/* list of all parent clocks */

PNAME(apll_p)		= { "fin_pll", "fout_apll", };

PNAME(bpll_p)		= { "fin_pll", "fout_bpll", };

PNAME(cpll_p)		= { "fin_pll", "fout_cpll" };

PNAME(mpll_p)		= { "fin_pll", "fout_mpll", };

PNAME(kpll_p)		= { "fin_pll", "fout_kpll", };



PNAME(mout_cpu_p)	= { "mout_apll", "sclk_mpll", };

PNAME(mout_kfc_p)	= { "mout_kpll", "sclk_mpll", };



PNAME(mpll_user_p)	= { "fin_pll", "sclk_mpll", };

PNAME(bpll_user_p)	= { "fin_pll", "sclk_bpll", };

PNAME(mpll_bpll_p)	= { "sclk_mpll_muxed", "sclk_bpll_muxed", };



PNAME(group2_p)		= { "fin_pll", "fin_pll", "none", "none",

			"none", "none", "sclk_mpll_bpll",

			 "none", "none", "sclk_cpll" };



static struct samsung_mux_clock exynos5410_mux_clks[] __initdata = {

	MUX(0, "mout_apll", apll_p, SRC_CPU, 0, 1),

	MUX(0, "mout_cpu", mout_cpu_p, SRC_CPU, 16, 1),



	MUX(0, "mout_kpll", kpll_p, SRC_KFC, 0, 1),

	MUX(0, "mout_kfc", mout_kfc_p, SRC_KFC, 16, 1),



	MUX(0, "sclk_mpll", mpll_p, SRC_CPERI1, 8, 1),

	MUX(0, "sclk_mpll_muxed", mpll_user_p, SRC_TOP2, 20, 1),



	MUX(0, "sclk_bpll", bpll_p, SRC_CDREX, 0, 1),

	MUX(0, "sclk_bpll_muxed", bpll_user_p, SRC_TOP2, 24, 1),



	MUX(0, "sclk_cpll", cpll_p, SRC_TOP2, 8, 1),



	MUX(0, "sclk_mpll_bpll", mpll_bpll_p, SRC_TOP1, 20, 1),



	MUX(0, "mout_mmc0", group2_p, SRC_FSYS, 0, 4),

	MUX(0, "mout_mmc1", group2_p, SRC_FSYS, 4, 4),

	MUX(0, "mout_mmc2", group2_p, SRC_FSYS, 8, 4),



	MUX(0, "mout_uart0", group2_p, SRC_PERIC0, 0, 4),

	MUX(0, "mout_uart1", group2_p, SRC_PERIC0, 4, 4),

	MUX(0, "mout_uart2", group2_p, SRC_PERIC0, 8, 4),



	MUX(0, "mout_aclk200", mpll_bpll_p, SRC_TOP0, 12, 1),

	MUX(0, "mout_aclk400", mpll_bpll_p, SRC_TOP0, 20, 1),

};



static struct samsung_div_clock exynos5410_div_clks[] __initdata = {

	DIV(0, "div_arm", "mout_cpu", DIV_CPU0, 0, 3),

	DIV(0, "div_arm2", "div_arm", DIV_CPU0, 28, 3),



	DIV(0, "div_acp", "div_arm2", DIV_CPU0, 8, 3),

	DIV(0, "div_cpud", "div_arm2", DIV_CPU0, 4, 3),

	DIV(0, "div_atb", "div_arm2", DIV_CPU0, 16, 3),

	DIV(0, "pclk_dbg", "div_arm2", DIV_CPU0, 20, 3),



	DIV(0, "div_kfc", "mout_kfc", DIV_KFC0, 0, 3),

	DIV(0, "div_aclk", "div_kfc", DIV_KFC0, 4, 3),

	DIV(0, "div_pclk", "div_kfc", DIV_KFC0, 20, 3),



	DIV(0, "aclk66_pre", "sclk_mpll_muxed", DIV_TOP1, 24, 3),

	DIV(0, "aclk66", "aclk66_pre", DIV_TOP0, 0, 3),



	DIV(0, "div_mmc0", "mout_mmc0", DIV_FSYS1, 0, 4),

	DIV(0, "div_mmc1", "mout_mmc1", DIV_FSYS1, 16, 4),

	DIV(0, "div_mmc2", "mout_mmc2", DIV_FSYS2, 0, 4),



	DIV_F(0, "div_mmc_pre0", "div_mmc0",

			DIV_FSYS1, 8, 8, CLK_SET_RATE_PARENT, 0),

	DIV_F(0, "div_mmc_pre1", "div_mmc1",

			DIV_FSYS1, 24, 8, CLK_SET_RATE_PARENT, 0),

	DIV_F(0, "div_mmc_pre2", "div_mmc2",

			DIV_FSYS2, 8, 8, CLK_SET_RATE_PARENT, 0),



	DIV(0, "div_uart0", "mout_uart0", DIV_PERIC0, 0, 4),

	DIV(0, "div_uart1", "mout_uart1", DIV_PERIC0, 4, 4),

	DIV(0, "div_uart2", "mout_uart2", DIV_PERIC0, 8, 4),

	DIV(0, "div_uart3", "mout_uart3", DIV_PERIC0, 12, 4),



	DIV(0, "aclk200", "mout_aclk200", DIV_TOP0, 12, 3),

	DIV(0, "aclk400", "mout_aclk400", DIV_TOP0, 24, 3),

};



static struct samsung_gate_clock exynos5410_gate_clks[] __initdata = {

	GATE(CLK_MCT, "mct", "aclk66", GATE_IP_PERIS, 18, 0, 0),



	GATE(CLK_SCLK_MMC0, "sclk_mmc0", "div_mmc_pre0",

			SRC_MASK_FSYS, 0, CLK_SET_RATE_PARENT, 0),

	GATE(CLK_SCLK_MMC1, "sclk_mmc1", "div_mmc_pre1",

			SRC_MASK_FSYS, 4, CLK_SET_RATE_PARENT, 0),

	GATE(CLK_SCLK_MMC2, "sclk_mmc2", "div_mmc_pre2",

			SRC_MASK_FSYS, 8, CLK_SET_RATE_PARENT, 0),



	GATE(CLK_MMC0, "sdmmc0", "aclk200", GATE_BUS_FSYS0, 12, 0, 0),

	GATE(CLK_MMC1, "sdmmc1", "aclk200", GATE_BUS_FSYS0, 13, 0, 0),

	GATE(CLK_MMC2, "sdmmc2", "aclk200", GATE_BUS_FSYS0, 14, 0, 0),



	GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),

	GATE(CLK_UART1, "uart1", "aclk66", GATE_IP_PERIC, 1, 0, 0),

	GATE(CLK_UART2, "uart2", "aclk66", GATE_IP_PERIC, 2, 0, 0),



	GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",

			SRC_MASK_PERIC0, 0, CLK_SET_RATE_PARENT, 0),

	GATE(CLK_SCLK_UART1, "sclk_uart1", "div_uart1",

			SRC_MASK_PERIC0, 4, CLK_SET_RATE_PARENT, 0),

	GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2",

			SRC_MASK_PERIC0, 8, CLK_SET_RATE_PARENT, 0),

};



static struct samsung_pll_clock exynos5410_plls[nr_plls] __initdata = {

	[apll] = PLL(pll_35xx, CLK_FOUT_APLL, "fout_apll", "fin_pll", APLL_LOCK,

		APLL_CON0, NULL),

	[cpll] = PLL(pll_35xx, CLK_FOUT_CPLL, "fout_cpll", "fin_pll", CPLL_LOCK,

		CPLL_CON0, NULL),

	[mpll] = PLL(pll_35xx, CLK_FOUT_MPLL, "fout_mpll", "fin_pll", MPLL_LOCK,

		MPLL_CON0, NULL),

	[bpll] = PLL(pll_35xx, CLK_FOUT_BPLL, "fout_bpll", "fin_pll", BPLL_LOCK,

		BPLL_CON0, NULL),

	[kpll] = PLL(pll_35xx, CLK_FOUT_KPLL, "fout_kpll", "fin_pll", KPLL_LOCK,

		KPLL_CON0, NULL),

};



/* register exynos5410 clocks */

static void __init exynos5410_clk_init(struct device_node *np)

{

	struct samsung_clk_provider *ctx;

	void __iomem *reg_base;



	reg_base = of_iomap(np, 0);

	if (!reg_base)

		panic("%s: failed to map registers\n", __func__);



	ctx = samsung_clk_init(np, reg_base, CLK_NR_CLKS);



	samsung_clk_register_pll(ctx, exynos5410_plls,

			ARRAY_SIZE(exynos5410_plls), reg_base);



	samsung_clk_register_mux(ctx, exynos5410_mux_clks,

			ARRAY_SIZE(exynos5410_mux_clks));

	samsung_clk_register_div(ctx, exynos5410_div_clks,

			ARRAY_SIZE(exynos5410_div_clks));

	samsung_clk_register_gate(ctx, exynos5410_gate_clks,

			ARRAY_SIZE(exynos5410_gate_clks));



	pr_debug("Exynos5410: clock setup completed.\n");

}

CLK_OF_DECLARE(exynos5410_clk, "samsung,exynos5410-clock", exynos5410_clk_init);

include/dt-bindings/clock/exynos5410.h

0 → 100644
+33 −0
Original line number Diff line number Diff line 
#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H

#define _DT_BINDINGS_CLOCK_EXYNOS_5410_H



/* core clocks */

#define CLK_FIN_PLL 1

#define CLK_FOUT_APLL 2

#define CLK_FOUT_CPLL 3

#define CLK_FOUT_MPLL 4

#define CLK_FOUT_BPLL 5

#define CLK_FOUT_KPLL 6



/* gate for special clocks (sclk) */

#define CLK_SCLK_UART0 128

#define CLK_SCLK_UART1 129

#define CLK_SCLK_UART2 130

#define CLK_SCLK_UART3 131

#define CLK_SCLK_MMC0 132

#define CLK_SCLK_MMC1 133

#define CLK_SCLK_MMC2 134



/* gate clocks */

#define CLK_UART0 257

#define CLK_UART1 258

#define CLK_UART2 259

#define CLK_UART3 260

#define CLK_MCT 315

#define CLK_MMC0 351

#define CLK_MMC1 352

#define CLK_MMC2 353



#define CLK_NR_CLKS 512



#endif /* _DT_BINDINGS_CLOCK_EXYNOS_5410_H */

CRA Git | Maintained and supported by SUSTech CRA and CCSE