Commit 86cd4f5f authored by Kyungmin Park's avatar Kyungmin Park Committed by Ben Dooks
Browse files

ARM: S5PC1xx: add platform helpers for SDHCI host controllers 



Samsung S5PC100 has 3 SDHCI controllers compatible with the one known from
previous SoCs series. Add required platform setup and support code that
the devices can be used with sdhci-s3c driver.

Signed-off-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: default avatarBen Dooks <ben-linux@fluff.org>
parent 067f131d

arch/arm/mach-s5pc100/Kconfig

+6 −0
Original line number Diff line number Diff line
@@ -14,6 +14,12 @@ config CPU_S5PC100 
	help

	  Enable S5PC100 CPU support



config S5PC100_SETUP_SDHCI

        bool

        select S5PC1XX_SETUP_SDHCI_GPIO

        help

          Internal helper functions for S5PC100 based SDHCI systems



config MACH_SMDKC100

	bool "SMDKC100"

	select CPU_S5PC100

arch/arm/mach-s5pc100/Makefile

+4 −0
Original line number Diff line number Diff line
@@ -13,5 +13,9 @@ obj- := 


obj-$(CONFIG_CPU_S5PC100)	+= cpu.o



# Helper and device support



obj-$(CONFIG_S5PC100_SETUP_SDHCI)       += setup-sdhci.o



# machine support

obj-$(CONFIG_MACH_SMDKC100)	+= mach-smdkc100.o

arch/arm/mach-s5pc100/cpu.c

+3 −0
Original line number Diff line number Diff line
@@ -75,6 +75,9 @@ void __init s5pc100_map_io(void) 
	iotable_init(s5pc100_iodesc, ARRAY_SIZE(s5pc100_iodesc));



	/* initialise device information early */

	s5pc100_default_sdhci0();

	s5pc100_default_sdhci1();

	s5pc100_default_sdhci2();



	/* the i2c devices are directly compatible with s3c2440 */

	s3c_i2c0_setname("s3c2440-i2c");

arch/arm/mach-s5pc100/setup-sdhci.c

0 → 100644
+65 −0
Original line number Diff line number Diff line 
/* linux/arch/arm/mach-s5pc100/setup-sdhci.c

 *

 * Copyright 2008 Samsung Electronics

 *

 * S5PC100 - Helper functions for settign up SDHCI device(s) (HSMMC)

 *

 * Based on mach-s3c6410/setup-sdhci.c

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

*/



#include <linux/kernel.h>

#include <linux/types.h>

#include <linux/interrupt.h>

#include <linux/platform_device.h>

#include <linux/io.h>



#include <linux/mmc/card.h>

#include <linux/mmc/host.h>



#include <plat/regs-sdhci.h>

#include <plat/sdhci.h>



/* clock sources for the mmc bus clock, order as for the ctrl2[5..4] */



char *s5pc100_hsmmc_clksrcs[4] = {

	[0] = "hsmmc",

	[1] = "hsmmc",

	/* [2] = "mmc_bus", not yet succesfuuly used yet */

	/* [3] = "48m", - note not succesfully used yet */

};





void s5pc100_setup_sdhci0_cfg_card(struct platform_device *dev,

				    void __iomem *r,

				    struct mmc_ios *ios,

				    struct mmc_card *card)

{

	u32 ctrl2, ctrl3;



	/* don't need to alter anything acording to card-type */



	writel(S3C64XX_SDHCI_CONTROL4_DRIVE_9mA, r + S3C64XX_SDHCI_CONTROL4);



	ctrl2 = readl(r + S3C_SDHCI_CONTROL2);

	ctrl2 &= S3C_SDHCI_CTRL2_SELBASECLK_MASK;

	ctrl2 |= (S3C64XX_SDHCI_CTRL2_ENSTAASYNCCLR |

		  S3C64XX_SDHCI_CTRL2_ENCMDCNFMSK |

		  S3C_SDHCI_CTRL2_ENFBCLKRX |

		  S3C_SDHCI_CTRL2_DFCNT_NONE |

		  S3C_SDHCI_CTRL2_ENCLKOUTHOLD);



	if (ios->clock < 25 * 1000000)

		ctrl3 = (S3C_SDHCI_CTRL3_FCSEL3 |

			 S3C_SDHCI_CTRL3_FCSEL2 |

			 S3C_SDHCI_CTRL3_FCSEL1 |

			 S3C_SDHCI_CTRL3_FCSEL0);

	else

		ctrl3 = (S3C_SDHCI_CTRL3_FCSEL1 | S3C_SDHCI_CTRL3_FCSEL0);



	writel(ctrl2, r + S3C_SDHCI_CONTROL2);

	writel(ctrl3, r + S3C_SDHCI_CONTROL3);

}

arch/arm/plat-s3c/Kconfig

+5 −0
Original line number Diff line number Diff line
@@ -184,6 +184,11 @@ config S3C_DEV_HSMMC1 
	help

	  Compile in platform device definitions for HSMMC channel 1



config S3C_DEV_HSMMC2

	bool

	help

	  Compile in platform device definitions for HSMMC channel 2



config S3C_DEV_I2C1

	bool

	help

CRA Git | Maintained and supported by SUSTech CRA and CCSE