Merge tag 'drm-next-2019-03-06' of git://anongit.freedesktop.org/drm/drm (851ca779) · Commits · 戴 / test

Documentation/devicetree/bindings/display/arm,komeda.txt

0 → 100644

+73 −0

Original line number	Diff line number	Diff line
		Device Tree bindings for Arm Komeda display driver

		Required properties:
		- compatible: Should be "arm,mali-d71"
		- reg: Physical base address and length of the registers in the system
		- interrupts: the interrupt line number of the device in the system
		- clocks: A list of phandle + clock-specifier pairs, one for each entry
		in 'clock-names'
		- clock-names: A list of clock names. It should contain:
		- "mclk": for the main processor clock
		- "pclk": for the APB interface clock
		- #address-cells: Must be 1
		- #size-cells: Must be 0

		Required properties for sub-node: pipeline@nq
		Each device contains one or two pipeline sub-nodes (at least one), each
		pipeline node should provide properties:
		- reg: Zero-indexed identifier for the pipeline
		- clocks: A list of phandle + clock-specifier pairs, one for each entry
		in 'clock-names'
		- clock-names: should contain:
		- "pxclk": pixel clock
		- "aclk": AXI interface clock

		- port: each pipeline connect to an encoder input port. The connection is
		modeled using the OF graph bindings specified in
		Documentation/devicetree/bindings/graph.txt

		Optional properties:
		- memory-region: phandle to a node describing memory (see
		Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt)
		to be used for the framebuffer; if not present, the framebuffer may
		be located anywhere in memory.

		Example:
		/ {
		...

		dp0: display@c00000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "arm,mali-d71";
		reg = <0xc00000 0x20000>;
		interrupts = <0 168 4>;
		clocks = <&dpu_mclk>, <&dpu_aclk>;
		clock-names = "mclk", "pclk";

		dp0_pipe0: pipeline@0 {
		clocks = <&fpgaosc2>, <&dpu_aclk>;
		clock-names = "pxclk", "aclk";
		reg = <0>;

		port {
		dp0_pipe0_out: endpoint {
		remote-endpoint = <&db_dvi0_in>;
		};
		};
		};

		dp0_pipe1: pipeline@1 {
		clocks = <&fpgaosc2>, <&dpu_aclk>;
		clock-names = "pxclk", "aclk";
		reg = <1>;

		port {
		dp0_pipe1_out: endpoint {
		remote-endpoint = <&db_dvi1_in>;
		};
		};
		};
		};
		...
		};

Documentation/devicetree/bindings/display/bridge/lvds-transmitter.txt

+4 −8

Original line number	Diff line number	Diff line
		@@ -22,13 +22,11 @@ among others.

		Required properties:

		- compatible: Must be one or more of the following
		- "ti,ds90c185" for the TI DS90C185 FPD-Link Serializer
		- "lvds-encoder" for a generic LVDS encoder device
		- compatible: Must be "lvds-encoder"

		When compatible with the generic version, nodes must list the
		device-specific version corresponding to the device first
		followed by the generic version.
		Any encoder compatible with this generic binding, but with additional
		properties not listed here, must list a device specific compatible first
		followed by this generic compatible.

		Required nodes:

		@@ -44,8 +42,6 @@ Example

		lvds-encoder {
		compatible = "lvds-encoder";
		#address-cells = <1>;
		#size-cells = <0>;

		ports {
		#address-cells = <1>;

Documentation/devicetree/bindings/display/bridge/renesas,lvds.txt

+3 −1

Original line number	Diff line number	Diff line
		@@ -8,6 +8,8 @@ Required properties:

		- compatible : Shall contain one of
		- "renesas,r8a7743-lvds" for R8A7743 (RZ/G1M) compatible LVDS encoders
		- "renesas,r8a7744-lvds" for R8A7744 (RZ/G1N) compatible LVDS encoders
		- "renesas,r8a774c0-lvds" for R8A774C0 (RZ/G2E) compatible LVDS encoders
		- "renesas,r8a7790-lvds" for R8A7790 (R-Car H2) compatible LVDS encoders
		- "renesas,r8a7791-lvds" for R8A7791 (R-Car M2-W) compatible LVDS encoders
		- "renesas,r8a7793-lvds" for R8A7793 (R-Car M2-N) compatible LVDS encoders
		@@ -25,7 +27,7 @@ Required properties:
		- clock-names: Name of the clocks. This property is model-dependent.
		- The functional clock, which mandatory for all models, shall be listed
		first, and shall be named "fck".
		- On R8A77990 and R8A77995, the LVDS encoder can use the EXTAL or
		- On R8A77990, R8A77995 and R8A774C0, the LVDS encoder can use the EXTAL or
		DU_DOTCLKINx clocks. Those clocks are optional. When supplied they must be
		named "extal" and "dclkin.x" respectively, with "x" being the DU_DOTCLKIN
		numerical index.

Documentation/devicetree/bindings/display/bridge/thine,thc63lvdm83d.txt

+1 −1

Original line number	Diff line number	Diff line
		@@ -10,7 +10,7 @@ Required properties:

		Optional properties:

		- pwdn-gpios: Power down control GPIO
		- powerdown-gpios: Power down control GPIO (the /PWDN pin, active low).

		Required nodes:

Documentation/devicetree/bindings/display/bridge/ti,ds90c185.txt

0 → 100644

+55 −0

Original line number	Diff line number	Diff line
		Texas Instruments FPD-Link (LVDS) Serializer
		--------------------------------------------

		The DS90C185 and DS90C187 are low-power serializers for portable
		battery-powered applications that reduces the size of the RGB
		interface between the host GPU and the display.

		Required properties:

		- compatible: Should be
		"ti,ds90c185", "lvds-encoder" for the TI DS90C185 FPD-Link Serializer
		"ti,ds90c187", "lvds-encoder" for the TI DS90C187 FPD-Link Serializer

		Optional properties:

		- powerdown-gpios: Power down control GPIO (the PDB pin, active-low)

		Required nodes:

		The devices have two video ports. Their connections are modeled using the OF
		graph bindings specified in Documentation/devicetree/bindings/graph.txt.

		- Video port 0 for parallel input
		- Video port 1 for LVDS output


		Example
		-------

		lvds-encoder {
		compatible = "ti,ds90c185", "lvds-encoder";

		powerdown-gpios = <&gpio 17 GPIO_ACTIVE_LOW>;

		ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
		reg = <0>;

		lvds_enc_in: endpoint {
		remote-endpoint = <&lcdc_out_rgb>;
		};
		};

		port@1 {
		reg = <1>;

		lvds_enc_out: endpoint {
		remote-endpoint = <&lvds_panel_in>;
		};
		};
		};
		};

Admin message