Commit 83312338 authored by Suman Anna's avatar Suman Anna Committed by Tero Kristo
Browse files

arm64: dts: ti: k3-am65: Add R5F ranges in interconnect nodes 



Add the address spaces for the R5F cores in MCU domain to the ranges
property of the cbass_mcu interconnect node so that the addresses
within the R5F nodes can be translated properly by the relevant OF
address API.

Signed-off-by: default avatarSuman Anna <s-anna@ti.com>
Signed-off-by: default avatarTero Kristo <t-kristo@ti.com>
parent f853f005

arch/arm64/boot/dts/ti/k3-am65.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -71,6 +71,8 @@ 
			 /* MCUSS Range */

			 <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,

			 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,

			 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,

			 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,

			 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>,

			 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,

			 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
@@ -83,6 +85,8 @@ 
			#size-cells = <2>;

			ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/

				 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>, /* First peripheral window */

				 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */

				 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */

				 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>, /* MCU SRAM */

				 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP */

				 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */

CRA Git | Maintained and supported by SUSTech CRA and CCSE