Commit 81ec1f92 authored by Sascha Hauer's avatar Sascha Hauer
Browse files

mxc: fix wrong register access in timer code 



Signed-off-by: default avatarSascha Hauer <s.hauer@pengutronix.de>
parent 74fe030e

arch/arm/plat-mxc/time.c

+2 −2
Original line number Diff line number Diff line
@@ -234,9 +234,9 @@ static irqreturn_t mxc_timer_interrupt(int irq, void *dev_id) 
	uint32_t tstat;



	if (cpu_is_mx3())

		tstat = __raw_readl(timer_base + MX1_2_TSTAT);

	else

		tstat = __raw_readl(timer_base + MX3_TSTAT);

	else

		tstat = __raw_readl(timer_base + MX1_2_TSTAT);



	gpt_irq_acknowledge();

CRA Git | Maintained and supported by SUSTech CRA and CCSE