+23
−0
+11
−0
+24
−0
+17
−0
+8
−0
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
From: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> You'll find in this patch set the nineth version of the initial support for a new family of ARMv7-compatible Marvell SoCs. As for the previous releases, both the Armada 370 and the Armada XP SoCs are supported in this directory, and we are able to build a single kernel image that boots on both SoCs. Both SoCs use the PJ4B processor, a Marvell-developed ARM core that implements the ARMv7 instruction set. We are currently using Marvell evaluation boards for both of those SoCs, and the support for those boards is added in this patch set. This patch set, and the support for those SoCs, started as a collaborative effort from Marvell engineers (who have done the initial development work) and Free Electrons engineers (who are reshaping the code for mainline submission, adding device tree support, etc.). This effort has also received contributions from Ben Dooks from Codethink. * mvebu/newsoc: ARM: mvebu: MPIC: read number of interrupts from control register arm: mach-mvebu: add entry to MAINTAINERS arm: mach-mvebu: add compilation/configuration change arm: mach-mvebu: add defconfig arm: mach-mvebu: add documentation for new device tree bindings arm: mach-mvebu: add support for Armada 370 and Armada XP with DT arm: mach-mvebu: add source files arm: mach-mvebu: add header clocksource: time-armada-370-xp: Marvell Armada 370/XP SoC timer driver Changes from Arnd * Pulled from git://github.com/Marvell-Semi/EBU_mainline_public.git mvebu_for-next-V9 * rebased onto v3.5-rc5 because it was originally based on an old arm-soc/for-next branch Signed-off-by:Arnd Bergmann <arnd@arndb.de>
CRA Git | Maintained and supported by SUSTech CRA and CCSE