Commit 818e9162 authored Apr 14, 2014 by Qipan Li Committed by Mark Brown Apr 14, 2014

spi: sirf: correct TXFIFO empty interrupt status bit



the old code uses wrong marco - SIRFSOC_SPI_FIFO_FULL is not for
FIFO interrupt status, it is for FIFO status. here in the ISR,
SIRFSOC_SPI_TXFIFO_EMPTY is the right bit for SPI TXFIFO interrupt
status.

Signed-off-by: Qipan Li <Qipan.Li@csr.com>
Signed-off-by: Barry Song <Baohua.Song@csr.com>
Signed-off-by: Mark Brown <broonie@linaro.org>

parent c9eaa447

drivers/spi/spi-sirf.c

+2 −2

Original line number	Diff line number	Diff line
		@@ -287,8 +287,8 @@ static irqreturn_t spi_sirfsoc_irq(int irq, void *dev_id)
		sspi->left_rx_word)
		sspi->rx_word(sspi);

		if (spi_stat & (SIRFSOC_SPI_FIFO_EMPTY
		\| SIRFSOC_SPI_TXFIFO_THD_REACH))
		if (spi_stat & (SIRFSOC_SPI_TXFIFO_EMPTY \|
		SIRFSOC_SPI_TXFIFO_THD_REACH))
		while (!((readl(sspi->base + SIRFSOC_SPI_TXFIFO_STATUS)
		& SIRFSOC_SPI_FIFO_FULL)) &&
		sspi->left_tx_word)

Admin message