Commit 818ae79a authored by Thierry Reding's avatar Thierry Reding
Browse files

arm64: tegra: Properly size register regions for GPU on Tegra194 



Memory I/O regions for the GV11B found on Tegra194 are 16 MiB rather
than 256 MiB.

Reported-by: default avatarTerje Bergström <tbergstrom@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Reviewed-By: default avatarTerje Bergström <tbergstrom@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 562da8b4

arch/arm64/boot/dts/nvidia/tegra194.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -1412,8 +1412,8 @@ 


		gpu@17000000 {

			compatible = "nvidia,gv11b";

			reg = <0x17000000 0x10000000>,

			      <0x18000000 0x10000000>;

			reg = <0x17000000 0x1000000>,

			      <0x18000000 0x1000000>;

			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "stall", "nonstall";

CRA Git | Maintained and supported by SUSTech CRA and CCSE