Commit 817396dc authored by Guchun Chen's avatar Guchun Chen Committed by Alex Deucher
Browse files

drm/amdgpu: add MCUMC_ADDRT0 offset to ip header file 



Both are needed on vega20 and arcturus chip.

Signed-off-by: default avatarGuchun Chen <guchun.chen@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 40c9e7b5

drivers/gpu/drm/amd/include/asic_reg/umc/umc_6_1_1_offset.h

+2 −0
Original line number Diff line number Diff line
@@ -27,5 +27,7 @@ 
#define mmUMCCH0_0_EccErrCnt_BASE_IDX                                                                  0

#define mmMCA_UMC_UMC0_MCUMC_STATUST0                                                                  0x03c2

#define mmMCA_UMC_UMC0_MCUMC_STATUST0_BASE_IDX                                                         0

#define mmMCA_UMC_UMC0_MCUMC_ADDRT0                                                                    0x03c4

#define mmMCA_UMC_UMC0_MCUMC_ADDRT0_BASE_IDX                                                           0



#endif

drivers/gpu/drm/amd/include/asic_reg/umc/umc_6_1_2_offset.h

+2 −0
Original line number Diff line number Diff line
@@ -27,5 +27,7 @@ 
#define mmUMCCH0_0_EccErrCnt_ARCT_BASE_IDX                               1

#define mmMCA_UMC_UMC0_MCUMC_STATUST0_ARCT                               0x03c2

#define mmMCA_UMC_UMC0_MCUMC_STATUST0_ARCT_BASE_IDX                      1

#define mmMCA_UMC_UMC0_MCUMC_ADDRT0_ARCT                                 0x03c4

#define mmMCA_UMC_UMC0_MCUMC_ADDRT0_ARCT_BASE_IDX                        1



#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE