Commit 7fa049dd authored by Guillaume Tucker's avatar Guillaume Tucker Committed by Heiko Stuebner
Browse files

dt-bindings: gpu: add bindings for the ARM Mali Midgard GPU 

The ARM Mali Midgard GPU family is present in a number of SoCs
from many different vendors such as Samsung Exynos and Rockchip.

Import the device tree bindings documentation from the r16p0
release of the Mali Midgard GPU kernel driver:

  https://developer.arm.com/-/media/Files/downloads/mali-drivers/kernel/mali-midgard-gpu/TX011-SW-99002-r16p0-00rel0.tgz



Remove the copyright and GPL licence header as deemed not necessary.

Redesign the "compatible" property strings to list all the Mali
Midgard GPU types and add vendor specific ones.

Drop the "clock-names" property as the Mali Midgard GPU uses only one
clock (the driver now needs to call clk_get with NULL).

Convert the "interrupt-names" property values to lower-case: "job",
"mmu" and "gpu".

Replace the deprecated "operating-points" optional property with
"operating-points-v2".

Omit the following optional properties in this initial version as they
are only used in very specific cases:

  * snoop_enable_smc
  * snoop_disable_smc
  * jm_config
  * power_model
  * system-coherency
  * ipa-model

Update the example accordingly to reflect all these changes, based on
rk3288 mali-t760.

CC: John Reitan <john.reitan@arm.com>
Signed-off-by: default avatarGuillaume Tucker <guillaume.tucker@collabora.com>
Tested-by: default avatarEnric Balletbo i Serra <enric.balletbo@collabora.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 2b3f2f37

Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt

0 → 100644
+86 −0
Original line number Diff line number Diff line 
ARM Mali Midgard GPU

====================



Required properties:



- compatible :

  * Must contain one of the following:

    + "arm,mali-t604"

    + "arm,mali-t624"

    + "arm,mali-t628"

    + "arm,mali-t720"

    + "arm,mali-t760"

    + "arm,mali-t820"

    + "arm,mali-t830"

    + "arm,mali-t860"

    + "arm,mali-t880"

  * which must be preceded by one of the following vendor specifics:

    + "amlogic,meson-gxm-mali"

    + "rockchip,rk3288-mali"



- reg : Physical base address of the device and length of the register area.



- interrupts : Contains the three IRQ lines required by Mali Midgard devices.



- interrupt-names : Contains the names of IRQ resources in the order they were

  provided in the interrupts property. Must contain: "job", "mmu", "gpu".





Optional properties:



- clocks : Phandle to clock for the Mali Midgard device.



- mali-supply : Phandle to regulator for the Mali device. Refer to

  Documentation/devicetree/bindings/regulator/regulator.txt for details.



- operating-points-v2 : Refer to Documentation/devicetree/bindings/power/opp.txt

  for details.





Example for a Mali-T760:



gpu@ffa30000 {

	compatible = "rockchip,rk3288-mali", "arm,mali-t760", "arm,mali-midgard";

	reg = <0xffa30000 0x10000>;

	interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,

		     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,

		     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;

	interrupt-names = "job", "mmu", "gpu";

	clocks = <&cru ACLK_GPU>;

	mali-supply = <&vdd_gpu>;

	operating-points-v2 = <&gpu_opp_table>;

	power-domains = <&power RK3288_PD_GPU>;

};



gpu_opp_table: opp_table0 {

	compatible = "operating-points-v2";



	opp@533000000 {

		opp-hz = /bits/ 64 <533000000>;

		opp-microvolt = <1250000>;

	};

	opp@450000000 {

		opp-hz = /bits/ 64 <450000000>;

		opp-microvolt = <1150000>;

	};

	opp@400000000 {

		opp-hz = /bits/ 64 <400000000>;

		opp-microvolt = <1125000>;

	};

	opp@350000000 {

		opp-hz = /bits/ 64 <350000000>;

		opp-microvolt = <1075000>;

	};

	opp@266000000 {

		opp-hz = /bits/ 64 <266000000>;

		opp-microvolt = <1025000>;

	};

	opp@160000000 {

		opp-hz = /bits/ 64 <160000000>;

		opp-microvolt = <925000>;

	};

	opp@100000000 {

		opp-hz = /bits/ 64 <100000000>;

		opp-microvolt = <912500>;

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE