Commit 7f73f7ae authored Nov 21, 2014 by Will Deacon

arm64: mm: report unhandled level-0 translation faults correctly



Translation faults that occur due to the input address being outside
of the address range mapped by the relevant base register are reported
as level 0 faults in ESR.DFSC.

If the faulting access cannot be resolved by the kernel (e.g. because
it is not mapped by a vma), then we report "input address range fault"
on the console. This was fine until we added support for 48-bit VAs,
which actually place PGDs at level 0 and can trigger faults for invalid
addresses that are within the range of the page tables.

This patch changes the string to report "level 0 translation fault",
which is far less confusing.

Signed-off-by: Will Deacon <will.deacon@arm.com>

parent 1b907f46

arch/arm64/mm/fault.c

+1 −1

Original line number	Diff line number	Diff line
		@@ -380,7 +380,7 @@ static struct fault_info {
		{ do_bad, SIGBUS, 0, "level 1 address size fault" },
		{ do_bad, SIGBUS, 0, "level 2 address size fault" },
		{ do_bad, SIGBUS, 0, "level 3 address size fault" },
		{ do_translation_fault, SIGSEGV, SEGV_MAPERR, "input address range fault" },
		{ do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 0 translation fault" },
		{ do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 1 translation fault" },
		{ do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 2 translation fault" },
		{ do_page_fault, SIGSEGV, SEGV_MAPERR, "level 3 translation fault" },

Admin message