Commit 7ee250b1 authored by Leo Liu's avatar Leo Liu Committed by Alex Deucher
Browse files

drm/amdgpu/UVD: set no_user_fence flag to true 



There is no user fence support for UVD

Signed-off-by: default avatarLeo Liu <leo.liu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 120c2125

drivers/gpu/drm/amd/amdgpu/uvd_v4_2.c

+1 −0
Original line number Diff line number Diff line
@@ -741,6 +741,7 @@ static const struct amdgpu_ring_funcs uvd_v4_2_ring_funcs = { 
	.type = AMDGPU_RING_TYPE_UVD,

	.align_mask = 0xf,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.get_rptr = uvd_v4_2_ring_get_rptr,

	.get_wptr = uvd_v4_2_ring_get_wptr,

	.set_wptr = uvd_v4_2_ring_set_wptr,

drivers/gpu/drm/amd/amdgpu/uvd_v5_0.c

+1 −0
Original line number Diff line number Diff line
@@ -849,6 +849,7 @@ static const struct amdgpu_ring_funcs uvd_v5_0_ring_funcs = { 
	.type = AMDGPU_RING_TYPE_UVD,

	.align_mask = 0xf,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.get_rptr = uvd_v5_0_ring_get_rptr,

	.get_wptr = uvd_v5_0_ring_get_wptr,

	.set_wptr = uvd_v5_0_ring_set_wptr,

drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c

+3 −0
Original line number Diff line number Diff line
@@ -1502,6 +1502,7 @@ static const struct amdgpu_ring_funcs uvd_v6_0_ring_phys_funcs = { 
	.type = AMDGPU_RING_TYPE_UVD,

	.align_mask = 0xf,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.get_rptr = uvd_v6_0_ring_get_rptr,

	.get_wptr = uvd_v6_0_ring_get_wptr,

	.set_wptr = uvd_v6_0_ring_set_wptr,
@@ -1527,6 +1528,7 @@ static const struct amdgpu_ring_funcs uvd_v6_0_ring_vm_funcs = { 
	.type = AMDGPU_RING_TYPE_UVD,

	.align_mask = 0xf,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.get_rptr = uvd_v6_0_ring_get_rptr,

	.get_wptr = uvd_v6_0_ring_get_wptr,

	.set_wptr = uvd_v6_0_ring_set_wptr,
@@ -1555,6 +1557,7 @@ static const struct amdgpu_ring_funcs uvd_v6_0_enc_ring_vm_funcs = { 
	.align_mask = 0x3f,

	.nop = HEVC_ENC_CMD_NO_OP,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.get_rptr = uvd_v6_0_enc_ring_get_rptr,

	.get_wptr = uvd_v6_0_enc_ring_get_wptr,

	.set_wptr = uvd_v6_0_enc_ring_set_wptr,

drivers/gpu/drm/amd/amdgpu/uvd_v7_0.c

+2 −0
Original line number Diff line number Diff line
@@ -1759,6 +1759,7 @@ static const struct amdgpu_ring_funcs uvd_v7_0_ring_vm_funcs = { 
	.type = AMDGPU_RING_TYPE_UVD,

	.align_mask = 0xf,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.vmhub = AMDGPU_MMHUB,

	.get_rptr = uvd_v7_0_ring_get_rptr,

	.get_wptr = uvd_v7_0_ring_get_wptr,
@@ -1791,6 +1792,7 @@ static const struct amdgpu_ring_funcs uvd_v7_0_enc_ring_vm_funcs = { 
	.align_mask = 0x3f,

	.nop = HEVC_ENC_CMD_NO_OP,

	.support_64bit_ptrs = false,

	.no_user_fence = true,

	.vmhub = AMDGPU_MMHUB,

	.get_rptr = uvd_v7_0_enc_ring_get_rptr,

	.get_wptr = uvd_v7_0_enc_ring_get_wptr,

CRA Git | Maintained and supported by SUSTech CRA and CCSE