Commit 7e86ef5c authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Override thermal by label in Exynos5250 



Using full paths to extend or override a device tree node is error prone
since if there was a typo error, a new node will be created instead of
extending the node as it was desired.  This will lead to run-time errors
that could be hard to detect.

A mistyped label on the other hand, will cause a dtc compile error
(during build time).

Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
Link: https://lore.kernel.org/r/20200901075417.22481-8-krzk@kernel.org
parent 9e7fe417

arch/arm/boot/dts/exynos5250.dtsi

+18 −20
Original line number Diff line number Diff line
@@ -1085,8 +1085,22 @@ 
		};

	};



	thermal-zones {

		cpu_thermal: cpu-thermal {

	timer {

		compatible = "arm,armv7-timer";

		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;

		/*

		 * Unfortunately we need this since some versions

		 * of U-Boot on Exynos don't set the CNTFRQ register,

		 * so we need the value from DT.

		 */

		clock-frequency = <24000000>;

	};

};



&cpu_thermal {

	polling-delay-passive = <0>;

	polling-delay = <0>;

	thermal-sensors = <&tmu 0>;
@@ -1103,22 +1117,6 @@ 
		};

	};

};

	};



	timer {

		compatible = "arm,armv7-timer";

		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;

		/*

		 * Unfortunately we need this since some versions

		 * of U-Boot on Exynos don't set the CNTFRQ register,

		 * so we need the value from DT.

		 */

		clock-frequency = <24000000>;

	};

};



&dp {

	power-domains = <&pd_disp1>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE