Commit 7e73aa90 authored by Andy Shevchenko's avatar Andy Shevchenko
Browse files

gpio: merrifield: Better show how GPIO and IRQ bases are derived from hardware 



It's a bit hard to realize what the BAR1 is for and what is the layout
of the data in it. Be slightly more verbose to better show how GPIO and
IRQ bases are derived from the hardware.

Signed-off-by: default avatarAndy Shevchenko <andriy.shevchenko@linux.intel.com>
parent 6b1c7837

drivers/gpio/gpio-merrifield.c

+2 −2
Original line number Diff line number Diff line
@@ -443,8 +443,8 @@ static int mrfld_gpio_probe(struct pci_dev *pdev, const struct pci_device_id *id 


	base = pcim_iomap_table(pdev)[1];



	irq_base = readl(base);

	gpio_base = readl(sizeof(u32) + base);

	irq_base = readl(base + 0 * sizeof(u32));

	gpio_base = readl(base + 1 * sizeof(u32));



	/* Release the IO mapping, since we already get the info from BAR1 */

	pcim_iounmap_regions(pdev, BIT(1));

CRA Git | Maintained and supported by SUSTech CRA and CCSE