Commit 7e5c4c26 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge tag 'tegra-for-5.1-clk' of... 

Merge tag 'tegra-for-5.1-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into arm/drivers

clk: tegra: Changes for v5.1-rc1

This contains a couple of prerequisite patches to enable CPU frequency
scaling on Tegra210.

* tag 'tegra-for-5.1-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux

:
  clk: tegra: dfll: build clk-dfll.c for Tegra124 and Tegra210
  clk: tegra: dfll: add CVB tables for Tegra210
  clk: tegra: dfll: round down voltages based on alignment
  clk: tegra: dfll: support PWM regulator control
  clk: tegra: dfll: CVB calculation alignment with the regulator
  clk: tegra: dfll: registration for multiple SoCs

Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parents f35635a6 8bf9437a

drivers/clk/tegra/Kconfig

+5 −0
Original line number Diff line number Diff line
@@ -5,3 +5,8 @@ config TEGRA_CLK_EMC 
config CLK_TEGRA_BPMP

	def_bool y

	depends on TEGRA_BPMP



config TEGRA_CLK_DFLL

	depends on ARCH_TEGRA_124_SOC || ARCH_TEGRA_210_SOC

	select PM_OPP

	def_bool y

drivers/clk/tegra/Makefile

+1 −1
Original line number Diff line number Diff line
@@ -20,7 +20,7 @@ obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += clk-tegra20.o 
obj-$(CONFIG_ARCH_TEGRA_3x_SOC)         += clk-tegra30.o

obj-$(CONFIG_ARCH_TEGRA_114_SOC)	+= clk-tegra114.o

obj-$(CONFIG_ARCH_TEGRA_124_SOC)	+= clk-tegra124.o

obj-$(CONFIG_ARCH_TEGRA_124_SOC)	+= clk-tegra124-dfll-fcpu.o

obj-$(CONFIG_TEGRA_CLK_DFLL)		+= clk-tegra124-dfll-fcpu.o

obj-$(CONFIG_ARCH_TEGRA_132_SOC)	+= clk-tegra124.o

obj-y					+= cvb.o

obj-$(CONFIG_ARCH_TEGRA_210_SOC)	+= clk-tegra210.o

drivers/clk/tegra/clk-dfll.c

+387 −72
Original line number Diff line number Diff line 
/*

 * clk-dfll.c - Tegra DFLL clock source common code

 *

 * Copyright (C) 2012-2014 NVIDIA Corporation. All rights reserved.

 * Copyright (C) 2012-2019 NVIDIA Corporation. All rights reserved.

 *

 * Aleksandr Frid <afrid@nvidia.com>

 * Paul Walmsley <pwalmsley@nvidia.com>
@@ -47,6 +47,7 @@ 
#include <linux/kernel.h>

#include <linux/module.h>

#include <linux/of.h>

#include <linux/pinctrl/consumer.h>

#include <linux/pm_opp.h>

#include <linux/pm_runtime.h>

#include <linux/regmap.h>
@@ -243,6 +244,12 @@ enum dfll_tune_range { 
	DFLL_TUNE_LOW = 1,

};





enum tegra_dfll_pmu_if {

	TEGRA_DFLL_PMU_I2C = 0,

	TEGRA_DFLL_PMU_PWM = 1,

};



/**

 * struct dfll_rate_req - target DFLL rate request data

 * @rate: target frequency, after the postscaling
@@ -300,10 +307,19 @@ struct tegra_dfll { 
	u32				i2c_reg;

	u32				i2c_slave_addr;



	/* i2c_lut array entries are regulator framework selectors */

	unsigned			i2c_lut[MAX_DFLL_VOLTAGES];

	int				i2c_lut_size;

	u8				lut_min, lut_max, lut_safe;

	/* lut array entries are regulator framework selectors or PWM values*/

	unsigned			lut[MAX_DFLL_VOLTAGES];

	unsigned long			lut_uv[MAX_DFLL_VOLTAGES];

	int				lut_size;

	u8				lut_bottom, lut_min, lut_max, lut_safe;



	/* PWM interface */

	enum tegra_dfll_pmu_if		pmu_if;

	unsigned long			pwm_rate;

	struct pinctrl			*pwm_pin;

	struct pinctrl_state		*pwm_enable_state;

	struct pinctrl_state		*pwm_disable_state;

	u32				reg_init_uV;

};



#define clk_hw_to_dfll(_hw) container_of(_hw, struct tegra_dfll, dfll_clk_hw)
@@ -489,6 +505,34 @@ static void dfll_set_mode(struct tegra_dfll *td, 
	dfll_wmb(td);

}



/*

 * DVCO rate control

 */



static unsigned long get_dvco_rate_below(struct tegra_dfll *td, u8 out_min)

{

	struct dev_pm_opp *opp;

	unsigned long rate, prev_rate;

	unsigned long uv, min_uv;



	min_uv = td->lut_uv[out_min];

	for (rate = 0, prev_rate = 0; ; rate++) {

		opp = dev_pm_opp_find_freq_ceil(td->soc->dev, &rate);

		if (IS_ERR(opp))

			break;



		uv = dev_pm_opp_get_voltage(opp);

		dev_pm_opp_put(opp);



		if (uv && uv > min_uv)

			return prev_rate;



		prev_rate = rate;

	}



	return prev_rate;

}



/*

 * DFLL-to-I2C controller interface

 */
@@ -518,6 +562,118 @@ static int dfll_i2c_set_output_enabled(struct tegra_dfll *td, bool enable) 
	return 0;

}





/*

 * DFLL-to-PWM controller interface

 */



/**

 * dfll_pwm_set_output_enabled - enable/disable PWM voltage requests

 * @td: DFLL instance

 * @enable: whether to enable or disable the PWM voltage requests

 *

 * Set the master enable control for PWM control value updates. If disabled,

 * then the PWM signal is not driven. Also configure the PWM output pad

 * to the appropriate state.

 */

static int dfll_pwm_set_output_enabled(struct tegra_dfll *td, bool enable)

{

	int ret;

	u32 val, div;



	if (enable) {

		ret = pinctrl_select_state(td->pwm_pin, td->pwm_enable_state);

		if (ret < 0) {

			dev_err(td->dev, "setting enable state failed\n");

			return -EINVAL;

		}

		val = dfll_readl(td, DFLL_OUTPUT_CFG);

		val &= ~DFLL_OUTPUT_CFG_PWM_DIV_MASK;

		div = DIV_ROUND_UP(td->ref_rate, td->pwm_rate);

		val |= (div << DFLL_OUTPUT_CFG_PWM_DIV_SHIFT)

				& DFLL_OUTPUT_CFG_PWM_DIV_MASK;

		dfll_writel(td, val, DFLL_OUTPUT_CFG);

		dfll_wmb(td);



		val |= DFLL_OUTPUT_CFG_PWM_ENABLE;

		dfll_writel(td, val, DFLL_OUTPUT_CFG);

		dfll_wmb(td);

	} else {

		ret = pinctrl_select_state(td->pwm_pin, td->pwm_disable_state);

		if (ret < 0)

			dev_warn(td->dev, "setting disable state failed\n");



		val = dfll_readl(td, DFLL_OUTPUT_CFG);

		val &= ~DFLL_OUTPUT_CFG_PWM_ENABLE;

		dfll_writel(td, val, DFLL_OUTPUT_CFG);

		dfll_wmb(td);

	}



	return 0;

}



/**

 * dfll_set_force_output_value - set fixed value for force output

 * @td: DFLL instance

 * @out_val: value to force output

 *

 * Set the fixed value for force output, DFLL will output this value when

 * force output is enabled.

 */

static u32 dfll_set_force_output_value(struct tegra_dfll *td, u8 out_val)

{

	u32 val = dfll_readl(td, DFLL_OUTPUT_FORCE);



	val = (val & DFLL_OUTPUT_FORCE_ENABLE) | (out_val & OUT_MASK);

	dfll_writel(td, val, DFLL_OUTPUT_FORCE);

	dfll_wmb(td);



	return dfll_readl(td, DFLL_OUTPUT_FORCE);

}



/**

 * dfll_set_force_output_enabled - enable/disable force output

 * @td: DFLL instance

 * @enable: whether to enable or disable the force output

 *

 * Set the enable control for fouce output with fixed value.

 */

static void dfll_set_force_output_enabled(struct tegra_dfll *td, bool enable)

{

	u32 val = dfll_readl(td, DFLL_OUTPUT_FORCE);



	if (enable)

		val |= DFLL_OUTPUT_FORCE_ENABLE;

	else

		val &= ~DFLL_OUTPUT_FORCE_ENABLE;



	dfll_writel(td, val, DFLL_OUTPUT_FORCE);

	dfll_wmb(td);

}



/**

 * dfll_force_output - force output a fixed value

 * @td: DFLL instance

 * @out_sel: value to force output

 *

 * Set the fixed value for force output, DFLL will output this value.

 */

static int dfll_force_output(struct tegra_dfll *td, unsigned int out_sel)

{

	u32 val;



	if (out_sel > OUT_MASK)

		return -EINVAL;



	val = dfll_set_force_output_value(td, out_sel);

	if ((td->mode < DFLL_CLOSED_LOOP) &&

	    !(val & DFLL_OUTPUT_FORCE_ENABLE)) {

		dfll_set_force_output_enabled(td, true);

	}



	return 0;

}



/**

 * dfll_load_lut - load the voltage lookup table

 * @td: struct tegra_dfll *
@@ -539,7 +695,7 @@ static void dfll_load_i2c_lut(struct tegra_dfll *td) 
			lut_index = i;



		val = regulator_list_hardware_vsel(td->vdd_reg,

						     td->i2c_lut[lut_index]);

						     td->lut[lut_index]);

		__raw_writel(val, td->lut_base + i * 4);

	}
@@ -594,25 +750,42 @@ static void dfll_init_out_if(struct tegra_dfll *td) 
{

	u32 val;



	td->lut_min = 0;

	td->lut_max = td->i2c_lut_size - 1;

	td->lut_safe = td->lut_min + 1;

	td->lut_min = td->lut_bottom;

	td->lut_max = td->lut_size - 1;

	td->lut_safe = td->lut_min + (td->lut_min < td->lut_max ? 1 : 0);



	/* clear DFLL_OUTPUT_CFG before setting new value */

	dfll_writel(td, 0, DFLL_OUTPUT_CFG);

	dfll_wmb(td);



	dfll_i2c_writel(td, 0, DFLL_OUTPUT_CFG);

	val = (td->lut_safe << DFLL_OUTPUT_CFG_SAFE_SHIFT) |

	      (td->lut_max << DFLL_OUTPUT_CFG_MAX_SHIFT) |

	      (td->lut_min << DFLL_OUTPUT_CFG_MIN_SHIFT);

	dfll_i2c_writel(td, val, DFLL_OUTPUT_CFG);

	dfll_i2c_wmb(td);

	dfll_writel(td, val, DFLL_OUTPUT_CFG);

	dfll_wmb(td);



	dfll_writel(td, 0, DFLL_OUTPUT_FORCE);

	dfll_i2c_writel(td, 0, DFLL_INTR_EN);

	dfll_i2c_writel(td, DFLL_INTR_MAX_MASK | DFLL_INTR_MIN_MASK,

			DFLL_INTR_STS);



	if (td->pmu_if == TEGRA_DFLL_PMU_PWM) {

		u32 vinit = td->reg_init_uV;

		int vstep = td->soc->alignment.step_uv;

		unsigned long vmin = td->lut_uv[0];



		/* set initial voltage */

		if ((vinit >= vmin) && vstep) {

			unsigned int vsel;



			vsel = DIV_ROUND_UP((vinit - vmin), vstep);

			dfll_force_output(td, vsel);

		}

	} else {

		dfll_load_i2c_lut(td);

		dfll_init_i2c_if(td);

	}

}



/*

 * Set/get the DFLL's targeted output clock rate
@@ -631,17 +804,17 @@ static void dfll_init_out_if(struct tegra_dfll *td) 
static int find_lut_index_for_rate(struct tegra_dfll *td, unsigned long rate)

{

	struct dev_pm_opp *opp;

	int i, uv;

	int i, align_step;



	opp = dev_pm_opp_find_freq_ceil(td->soc->dev, &rate);

	if (IS_ERR(opp))

		return PTR_ERR(opp);



	uv = dev_pm_opp_get_voltage(opp);

	align_step = dev_pm_opp_get_voltage(opp) / td->soc->alignment.step_uv;

	dev_pm_opp_put(opp);



	for (i = 0; i < td->i2c_lut_size; i++) {

		if (regulator_list_voltage(td->vdd_reg, td->i2c_lut[i]) == uv)

	for (i = td->lut_bottom; i < td->lut_size; i++) {

		if ((td->lut_uv[i] / td->soc->alignment.step_uv) >= align_step)

			return i;

	}
@@ -863,9 +1036,14 @@ static int dfll_lock(struct tegra_dfll *td) 
			return -EINVAL;

		}



		if (td->pmu_if == TEGRA_DFLL_PMU_PWM)

			dfll_pwm_set_output_enabled(td, true);

		else

			dfll_i2c_set_output_enabled(td, true);



		dfll_set_mode(td, DFLL_CLOSED_LOOP);

		dfll_set_frequency_request(td, req);

		dfll_set_force_output_enabled(td, false);

		return 0;



	default:
@@ -889,6 +1067,9 @@ static int dfll_unlock(struct tegra_dfll *td) 
	case DFLL_CLOSED_LOOP:

		dfll_set_open_loop_config(td);

		dfll_set_mode(td, DFLL_OPEN_LOOP);

		if (td->pmu_if == TEGRA_DFLL_PMU_PWM)

			dfll_pwm_set_output_enabled(td, false);

		else

			dfll_i2c_set_output_enabled(td, false);

		return 0;
@@ -1171,6 +1352,7 @@ static int attr_registers_show(struct seq_file *s, void *data) 
		seq_printf(s, "[0x%02x] = 0x%08x\n", offs,

			   dfll_i2c_readl(td, offs));



	if (td->pmu_if == TEGRA_DFLL_PMU_I2C) {

		seq_puts(s, "\nINTEGRATED I2C CONTROLLER REGISTERS:\n");

		offs = DFLL_I2C_CLK_DIVISOR;

		seq_printf(s, "[0x%02x] = 0x%08x\n", offs,
@@ -1180,6 +1362,7 @@ static int attr_registers_show(struct seq_file *s, void *data) 
		for (offs = 0; offs <  4 * MAX_DFLL_VOLTAGES; offs += 4)

			seq_printf(s, "[0x%02x] = 0x%08x\n", offs,

				   __raw_readl(td->lut_base + offs));

	}



	return 0;

}
@@ -1349,15 +1532,21 @@ di_err1: 
 */

static int find_vdd_map_entry_exact(struct tegra_dfll *td, int uV)

{

	int i, n_voltages, reg_uV;

	int i, n_voltages, reg_uV,reg_volt_id, align_step;



	if (WARN_ON(td->pmu_if == TEGRA_DFLL_PMU_PWM))

		return -EINVAL;



	align_step = uV / td->soc->alignment.step_uv;

	n_voltages = regulator_count_voltages(td->vdd_reg);

	for (i = 0; i < n_voltages; i++) {

		reg_uV = regulator_list_voltage(td->vdd_reg, i);

		if (reg_uV < 0)

			break;



		if (uV == reg_uV)

		reg_volt_id = reg_uV / td->soc->alignment.step_uv;



		if (align_step == reg_volt_id)

			return i;

	}
@@ -1371,15 +1560,21 @@ static int find_vdd_map_entry_exact(struct tegra_dfll *td, int uV) 
 * */

static int find_vdd_map_entry_min(struct tegra_dfll *td, int uV)

{

	int i, n_voltages, reg_uV;

	int i, n_voltages, reg_uV, reg_volt_id, align_step;



	if (WARN_ON(td->pmu_if == TEGRA_DFLL_PMU_PWM))

		return -EINVAL;



	align_step = uV / td->soc->alignment.step_uv;

	n_voltages = regulator_count_voltages(td->vdd_reg);

	for (i = 0; i < n_voltages; i++) {

		reg_uV = regulator_list_voltage(td->vdd_reg, i);

		if (reg_uV < 0)

			break;



		if (uV <= reg_uV)

		reg_volt_id = reg_uV / td->soc->alignment.step_uv;



		if (align_step <= reg_volt_id)

			return i;

	}
@@ -1387,9 +1582,61 @@ static int find_vdd_map_entry_min(struct tegra_dfll *td, int uV) 
	return -EINVAL;

}



/*

 * dfll_build_pwm_lut - build the PWM regulator lookup table

 * @td: DFLL instance

 * @v_max: Vmax from OPP table

 *

 * Look-up table in h/w is ignored when PWM is used as DFLL interface to PMIC.

 * In this case closed loop output is controlling duty cycle directly. The s/w

 * look-up that maps PWM duty cycle to voltage is still built by this function.

 */

static int dfll_build_pwm_lut(struct tegra_dfll *td, unsigned long v_max)

{

	int i;

	unsigned long rate, reg_volt;

	u8 lut_bottom = MAX_DFLL_VOLTAGES;

	int v_min = td->soc->cvb->min_millivolts * 1000;



	for (i = 0; i < MAX_DFLL_VOLTAGES; i++) {

		reg_volt = td->lut_uv[i];



		/* since opp voltage is exact mv */

		reg_volt = (reg_volt / 1000) * 1000;

		if (reg_volt > v_max)

			break;



		td->lut[i] = i;

		if ((lut_bottom == MAX_DFLL_VOLTAGES) && (reg_volt >= v_min))

			lut_bottom = i;

	}



	/* determine voltage boundaries */

	td->lut_size = i;

	if ((lut_bottom == MAX_DFLL_VOLTAGES) ||

	    (lut_bottom + 1 >= td->lut_size)) {

		dev_err(td->dev, "no voltage above DFLL minimum %d mV\n",

			td->soc->cvb->min_millivolts);

		return -EINVAL;

	}

	td->lut_bottom = lut_bottom;



	/* determine rate boundaries */

	rate = get_dvco_rate_below(td, td->lut_bottom);

	if (!rate) {

		dev_err(td->dev, "no opp below DFLL minimum voltage %d mV\n",

			td->soc->cvb->min_millivolts);

		return -EINVAL;

	}

	td->dvco_rate_min = rate;



	return 0;

}



/**

 * dfll_build_i2c_lut - build the I2C voltage register lookup table

 * @td: DFLL instance

 * @v_max: Vmax from OPP table

 *

 * The DFLL hardware has 33 bytes of look-up table RAM that must be filled with

 * PMIC voltage register values that span the entire DFLL operating range.
@@ -1397,33 +1644,24 @@ static int find_vdd_map_entry_min(struct tegra_dfll *td, int uV) 
 * the soc-specific platform driver (td->soc->opp_dev) and the PMIC

 * register-to-voltage mapping queried from the regulator framework.

 *

 * On success, fills in td->i2c_lut and returns 0, or -err on failure.

 * On success, fills in td->lut and returns 0, or -err on failure.

 */

static int dfll_build_i2c_lut(struct tegra_dfll *td)

static int dfll_build_i2c_lut(struct tegra_dfll *td, unsigned long v_max)

{

	unsigned long rate, v, v_opp;

	int ret = -EINVAL;

	int j, v, v_max, v_opp;

	int selector;

	unsigned long rate;

	struct dev_pm_opp *opp;

	int lut;



	rate = ULONG_MAX;

	opp = dev_pm_opp_find_freq_floor(td->soc->dev, &rate);

	if (IS_ERR(opp)) {

		dev_err(td->dev, "couldn't get vmax opp, empty opp table?\n");

		goto out;

	}

	v_max = dev_pm_opp_get_voltage(opp);

	dev_pm_opp_put(opp);

	int j, selector, lut;



	v = td->soc->cvb->min_millivolts * 1000;

	lut = find_vdd_map_entry_exact(td, v);

	if (lut < 0)

		goto out;

	td->i2c_lut[0] = lut;

	td->lut[0] = lut;

	td->lut_bottom = 0;



	for (j = 1, rate = 0; ; rate++) {

		struct dev_pm_opp *opp;



		opp = dev_pm_opp_find_freq_ceil(td->soc->dev, &rate);

		if (IS_ERR(opp))

			break;
@@ -1435,39 +1673,64 @@ static int dfll_build_i2c_lut(struct tegra_dfll *td) 
		dev_pm_opp_put(opp);



		for (;;) {

			v += max(1, (v_max - v) / (MAX_DFLL_VOLTAGES - j));

			v += max(1UL, (v_max - v) / (MAX_DFLL_VOLTAGES - j));

			if (v >= v_opp)

				break;



			selector = find_vdd_map_entry_min(td, v);

			if (selector < 0)

				goto out;

			if (selector != td->i2c_lut[j - 1])

				td->i2c_lut[j++] = selector;

			if (selector != td->lut[j - 1])

				td->lut[j++] = selector;

		}



		v = (j == MAX_DFLL_VOLTAGES - 1) ? v_max : v_opp;

		selector = find_vdd_map_entry_exact(td, v);

		if (selector < 0)

			goto out;

		if (selector != td->i2c_lut[j - 1])

			td->i2c_lut[j++] = selector;

		if (selector != td->lut[j - 1])

			td->lut[j++] = selector;



		if (v >= v_max)

			break;

	}

	td->i2c_lut_size = j;

	td->lut_size = j;



	if (!td->dvco_rate_min)

		dev_err(td->dev, "no opp above DFLL minimum voltage %d mV\n",

			td->soc->cvb->min_millivolts);

	else

	else {

		ret = 0;

		for (j = 0; j < td->lut_size; j++)

			td->lut_uv[j] =

				regulator_list_voltage(td->vdd_reg,

						       td->lut[j]);

	}



out:

	return ret;

}



static int dfll_build_lut(struct tegra_dfll *td)

{

	unsigned long rate, v_max;

	struct dev_pm_opp *opp;



	rate = ULONG_MAX;

	opp = dev_pm_opp_find_freq_floor(td->soc->dev, &rate);

	if (IS_ERR(opp)) {

		dev_err(td->dev, "couldn't get vmax opp, empty opp table?\n");

		return -EINVAL;

	}

	v_max = dev_pm_opp_get_voltage(opp);

	dev_pm_opp_put(opp);



	if (td->pmu_if == TEGRA_DFLL_PMU_PWM)

		return dfll_build_pwm_lut(td, v_max);

	else

		return dfll_build_i2c_lut(td, v_max);

}



/**

 * read_dt_param - helper function for reading required parameters from the DT

 * @td: DFLL instance
@@ -1526,12 +1789,57 @@ static int dfll_fetch_i2c_params(struct tegra_dfll *td) 
	}

	td->i2c_reg = vsel_reg;



	ret = dfll_build_i2c_lut(td);

	if (ret) {

		dev_err(td->dev, "couldn't build I2C LUT\n");

	return 0;

}



static int dfll_fetch_pwm_params(struct tegra_dfll *td)

{

	int ret, i;

	u32 pwm_period;



	if (!td->soc->alignment.step_uv || !td->soc->alignment.offset_uv) {

		dev_err(td->dev,

			"Missing step or alignment info for PWM regulator");

		return -EINVAL;

	}

	for (i = 0; i < MAX_DFLL_VOLTAGES; i++)

		td->lut_uv[i] = td->soc->alignment.offset_uv +

				i * td->soc->alignment.step_uv;



	ret = read_dt_param(td, "nvidia,pwm-tristate-microvolts",

			    &td->reg_init_uV);

	if (!ret) {

		dev_err(td->dev, "couldn't get initialized voltage\n");

		return ret;

	}



	ret = read_dt_param(td, "nvidia,pwm-period-nanoseconds", &pwm_period);

	if (!ret) {

		dev_err(td->dev, "couldn't get PWM period\n");

		return ret;

	}

	td->pwm_rate = (NSEC_PER_SEC / pwm_period) * (MAX_DFLL_VOLTAGES - 1);



	td->pwm_pin = devm_pinctrl_get(td->dev);

	if (IS_ERR(td->pwm_pin)) {

		dev_err(td->dev, "DT: missing pinctrl device\n");

		return PTR_ERR(td->pwm_pin);

	}



	td->pwm_enable_state = pinctrl_lookup_state(td->pwm_pin,

						    "dvfs_pwm_enable");

	if (IS_ERR(td->pwm_enable_state)) {

		dev_err(td->dev, "DT: missing pwm enabled state\n");

		return PTR_ERR(td->pwm_enable_state);

	}



	td->pwm_disable_state = pinctrl_lookup_state(td->pwm_pin,

						     "dvfs_pwm_disable");

	if (IS_ERR(td->pwm_disable_state)) {

		dev_err(td->dev, "DT: missing pwm disabled state\n");

		return PTR_ERR(td->pwm_disable_state);

	}



	return 0;

}
@@ -1597,16 +1905,6 @@ int tegra_dfll_register(struct platform_device *pdev, 


	td->soc = soc;



	td->vdd_reg = devm_regulator_get(td->dev, "vdd-cpu");

	if (IS_ERR(td->vdd_reg)) {

		ret = PTR_ERR(td->vdd_reg);

		if (ret != -EPROBE_DEFER)

			dev_err(td->dev, "couldn't get vdd_cpu regulator: %d\n",

				ret);



		return ret;

	}



	td->dvco_rst = devm_reset_control_get(td->dev, "dvco");

	if (IS_ERR(td->dvco_rst)) {

		dev_err(td->dev, "couldn't get dvco reset\n");
@@ -1619,10 +1917,27 @@ int tegra_dfll_register(struct platform_device *pdev, 
		return ret;

	}



	if (of_property_read_bool(td->dev->of_node, "nvidia,pwm-to-pmic")) {

		td->pmu_if = TEGRA_DFLL_PMU_PWM;

		ret = dfll_fetch_pwm_params(td);

	} else  {

		td->vdd_reg = devm_regulator_get(td->dev, "vdd-cpu");

		if (IS_ERR(td->vdd_reg)) {

			dev_err(td->dev, "couldn't get vdd_cpu regulator\n");

			return PTR_ERR(td->vdd_reg);

		}

		td->pmu_if = TEGRA_DFLL_PMU_I2C;

		ret = dfll_fetch_i2c_params(td);

	}

	if (ret)

		return ret;



	ret = dfll_build_lut(td);

	if (ret) {

		dev_err(td->dev, "couldn't build LUT\n");

		return ret;

	}



	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);

	if (!mem) {

		dev_err(td->dev, "no control register resource\n");

drivers/clk/tegra/clk-dfll.h

+5 −1
Original line number Diff line number Diff line 
/*

 * clk-dfll.h - prototypes and macros for the Tegra DFLL clocksource driver

 * Copyright (C) 2013 NVIDIA Corporation.  All rights reserved.

 * Copyright (C) 2013-2019 NVIDIA Corporation.  All rights reserved.

 *

 * Aleksandr Frid <afrid@nvidia.com>

 * Paul Walmsley <pwalmsley@nvidia.com>
@@ -22,11 +22,14 @@ 
#include <linux/reset.h>

#include <linux/types.h>



#include "cvb.h"



/**

 * struct tegra_dfll_soc_data - SoC-specific hooks/integration for the DFLL driver

 * @dev: struct device * that holds the OPP table for the DFLL

 * @max_freq: maximum frequency supported on this SoC

 * @cvb: CPU frequency table for this SoC

 * @alignment: parameters of the regulator step and offset

 * @init_clock_trimmers: callback to initialize clock trimmers

 * @set_clock_trimmers_high: callback to tune clock trimmers for high voltage

 * @set_clock_trimmers_low: callback to tune clock trimmers for low voltage
@@ -35,6 +38,7 @@ struct tegra_dfll_soc_data { 
	struct device *dev;

	unsigned long max_freq;

	const struct cvb_table *cvb;

	struct rail_alignment alignment;



	void (*init_clock_trimmers)(void);

	void (*set_clock_trimmers_high)(void);

drivers/clk/tegra/clk-tegra124-dfll-fcpu.c

+504 −16

File changed.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE