Commit 7d12388a authored by Alexandre Courbot's avatar Alexandre Courbot Committed by Ben Skeggs
Browse files

drm/nouveau/core: add support for secure boot 



On GM200 and later GPUs, firmware for some essential falcons (notably
GR ones) must be authenticated by a NVIDIA-produced signature and
loaded by a high-secure falcon in order to be able to access privileged
registers, in a process known as Secure Boot.

Secure Boot requires building a binary blob containing the firmwares
and signatures of the falcons to be loaded. This blob is then given to
a high-secure falcon running a signed loader firmware that copies the
blob into a write-protected region, checks that the signatures are
valid, and finally loads the verified firmware into the managed falcons
and switches them to privileged mode.

This patch adds infrastructure code to support this process on chips
that require it.

v2:
- The IRQ mask of the PMU falcon was left - replace it with the proper
  irq_mask variable.
- The falcon reset procedure expecting a falcon in an initialized state,
  which was accidentally provided by the PMU subdev. Make sure that
  secboot can manage the falcon on its own.

Signed-off-by: default avatarAlexandre Courbot <acourbot@nvidia.com>
Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent f008d8c7

drivers/gpu/drm/nouveau/include/nvkm/core/device.h

+3 −0
Original line number Diff line number Diff line
@@ -24,6 +24,7 @@ enum nvkm_devidx { 
	NVKM_SUBDEV_VOLT,

	NVKM_SUBDEV_THERM,

	NVKM_SUBDEV_CLK,

	NVKM_SUBDEV_SECBOOT,



	NVKM_ENGINE_DMAOBJ,

	NVKM_ENGINE_IFB,
@@ -116,6 +117,7 @@ struct nvkm_device { 
	struct nvkm_subdev *mxm;

	struct nvkm_pci *pci;

	struct nvkm_pmu *pmu;

	struct nvkm_secboot *secboot;

	struct nvkm_therm *therm;

	struct nvkm_timer *timer;

	struct nvkm_volt *volt;
@@ -181,6 +183,7 @@ struct nvkm_device_chip { 
	int (*mxm    )(struct nvkm_device *, int idx, struct nvkm_subdev **);

	int (*pci    )(struct nvkm_device *, int idx, struct nvkm_pci **);

	int (*pmu    )(struct nvkm_device *, int idx, struct nvkm_pmu **);

	int (*secboot)(struct nvkm_device *, int idx, struct nvkm_secboot **);

	int (*therm  )(struct nvkm_device *, int idx, struct nvkm_therm **);

	int (*timer  )(struct nvkm_device *, int idx, struct nvkm_timer **);

	int (*volt   )(struct nvkm_device *, int idx, struct nvkm_volt **);

drivers/gpu/drm/nouveau/include/nvkm/subdev/secboot.h

0 → 100644
+56 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.

 *

 * Permission is hereby granted, free of charge, to any person obtaining a

 * copy of this software and associated documentation files (the "Software"),

 * to deal in the Software without restriction, including without limitation

 * the rights to use, copy, modify, merge, publish, distribute, sublicense,

 * and/or sell copies of the Software, and to permit persons to whom the

 * Software is furnished to do so, subject to the following conditions:

 *

 * The above copyright notice and this permission notice shall be included in

 * all copies or substantial portions of the Software.

 *

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR

 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,

 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL

 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER

 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER

 * DEALINGS IN THE SOFTWARE.

 */



#ifndef __NVKM_SECURE_BOOT_H__

#define __NVKM_SECURE_BOOT_H__



#include <core/subdev.h>



enum nvkm_secboot_falcon {

	NVKM_SECBOOT_FALCON_PMU	= 0,

	NVKM_SECBOOT_FALCON_RESERVED = 1,

	NVKM_SECBOOT_FALCON_FECS = 2,

	NVKM_SECBOOT_FALCON_GPCCS = 3,

	NVKM_SECBOOT_FALCON_END = 4,

	NVKM_SECBOOT_FALCON_INVALID = 0xffffffff,

};



/**

 * @base:		base IO address of the falcon performing secure boot

 * @irq_mask:		IRQ mask of the falcon performing secure boot

 * @enable_mask:	enable mask of the falcon performing secure boot

*/

struct nvkm_secboot {

	const struct nvkm_secboot_func *func;

	struct nvkm_subdev subdev;



	u32 base;

	u32 irq_mask;

	u32 enable_mask;

};

#define nvkm_secboot(p) container_of((p), struct nvkm_secboot, subdev)



bool nvkm_secboot_is_managed(struct nvkm_secboot *, enum nvkm_secboot_falcon);

int nvkm_secboot_reset(struct nvkm_secboot *, u32 falcon);

int nvkm_secboot_start(struct nvkm_secboot *, u32 falcon);



#endif

drivers/gpu/drm/nouveau/nvkm/core/subdev.c

+1 −0
Original line number Diff line number Diff line
@@ -46,6 +46,7 @@ nvkm_subdev_name[NVKM_SUBDEV_NR] = { 
	[NVKM_SUBDEV_MXM    ] = "mxm",

	[NVKM_SUBDEV_PCI    ] = "pci",

	[NVKM_SUBDEV_PMU    ] = "pmu",

	[NVKM_SUBDEV_SECBOOT] = "secboot",

	[NVKM_SUBDEV_THERM  ] = "therm",

	[NVKM_SUBDEV_TIMER  ] = "tmr",

	[NVKM_SUBDEV_VOLT   ] = "volt",

drivers/gpu/drm/nouveau/nvkm/engine/device/base.c

+2 −0
Original line number Diff line number Diff line
@@ -2120,6 +2120,7 @@ nvkm_device_subdev(struct nvkm_device *device, int index) 
	_(MXM    , device->mxm    ,  device->mxm);

	_(PCI    , device->pci    , &device->pci->subdev);

	_(PMU    , device->pmu    , &device->pmu->subdev);

	_(SECBOOT, device->secboot, &device->secboot->subdev);

	_(THERM  , device->therm  , &device->therm->subdev);

	_(TIMER  , device->timer  , &device->timer->subdev);

	_(VOLT   , device->volt   , &device->volt->subdev);
@@ -2569,6 +2570,7 @@ nvkm_device_ctor(const struct nvkm_device_func *func, 
		_(NVKM_SUBDEV_MXM    ,     mxm);

		_(NVKM_SUBDEV_PCI    ,     pci);

		_(NVKM_SUBDEV_PMU    ,     pmu);

		_(NVKM_SUBDEV_SECBOOT, secboot);

		_(NVKM_SUBDEV_THERM  ,   therm);

		_(NVKM_SUBDEV_TIMER  ,   timer);

		_(NVKM_SUBDEV_VOLT   ,    volt);

drivers/gpu/drm/nouveau/nvkm/engine/device/priv.h

+1 −0
Original line number Diff line number Diff line
@@ -22,6 +22,7 @@ 
#include <subdev/therm.h>

#include <subdev/timer.h>

#include <subdev/volt.h>

#include <subdev/secboot.h>



#include <engine/bsp.h>

#include <engine/ce.h>

CRA Git | Maintained and supported by SUSTech CRA and CCSE