Unverified Commit 7cc399f2 authored by Jagan Teki's avatar Jagan Teki Committed by Maxime Ripard
Browse files

arm64: dts: allwinner: a64-amarula-relic: Add OV5640 camera node 



Amarula A64-Relic board by default bound with OV5640 camera,
so add support for it with below pin information.

- PE13, PE12 via i2c-gpio bitbanging
- CLK_CSI_MCLK as external clock
- PE1 as external clock pin muxing
- ALDO1 as AVDD supply
- DLDO3 as DOVDD supply
- ELDO3 as DVDD supply
- PE14 gpio for reset pin
- PE15 gpio for powerdown pin

Signed-off-by: default avatarJagan Teki <jagan@amarulasolutions.com>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
parent f7056b28

arch/arm64/boot/dts/allwinner/sun50i-a64-amarula-relic.dts

+50 −0
Original line number Diff line number Diff line
@@ -22,6 +22,41 @@ 
		stdout-path = "serial0:115200n8";

	};



	i2c {

		compatible = "i2c-gpio";

		sda-gpios = <&pio 4 13 GPIO_ACTIVE_HIGH>;

		scl-gpios = <&pio 4 12 GPIO_ACTIVE_HIGH>;

		i2c-gpio,delay-us = <5>;

		#address-cells = <1>;

		#size-cells = <0>;



		ov5640: camera@3c {

			compatible = "ovti,ov5640";

			reg = <0x3c>;

			pinctrl-names = "default";

			pinctrl-0 = <&csi_mclk_pin>;

			clocks = <&ccu CLK_CSI_MCLK>;

			clock-names = "xclk";



			AVDD-supply = <&reg_aldo1>;

			DOVDD-supply = <&reg_dldo3>;

			DVDD-supply = <&reg_eldo3>;

			reset-gpios = <&pio 4 14 GPIO_ACTIVE_LOW>; /* CSI-RST-R: PE14 */

			powerdown-gpios = <&pio 4 15 GPIO_ACTIVE_HIGH>; /* CSI-STBY-R: PE15 */



			port {

				ov5640_ep: endpoint {

					remote-endpoint = <&csi_ep>;

					bus-width = <8>;

					hsync-active = <1>; /* Active high */

					vsync-active = <0>; /* Active low */

					data-active = <1>;  /* Active high */

					pclk-sample = <1>;  /* Rising */

				};

			};

		};

	};



	wifi_pwrseq: wifi-pwrseq {

		compatible = "mmc-pwrseq-simple";

		clocks = <&rtc 1>;
@@ -30,6 +65,21 @@ 
	};

};



&csi {

	status = "okay";



	port {

		csi_ep: endpoint {

			remote-endpoint = <&ov5640_ep>;

			bus-width = <8>;

			hsync-active = <1>; /* Active high */

			vsync-active = <0>; /* Active low */

			data-active = <1>;  /* Active high */

			pclk-sample = <1>;  /* Rising */

		};

	};

};



&ehci0 {

	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE