Commit 7c52c07d authored by Joerg Albert's avatar Joerg Albert Committed by John W. Linville
Browse files

ar9170: add heavy clip handling



add heavy clip handling for 2.4GHz only (similar to the vendor driver).

Signed-off-by: default avatarJoerg Albert <jal2@gmx.de>
Signed-off-by: default avatarJohn W. Linville <linville@tuxdriver.com>
parent 90f2908d
Loading
Loading
Loading
Loading
+2 −0
Original line number Diff line number Diff line
@@ -202,6 +202,8 @@ struct ar9170 {
	u8 power_2G_ht20[8];
	u8 power_2G_ht40[8];

	u8 phy_heavy_clip;

#ifdef CONFIG_AR9170_LEDS
	struct delayed_work led_work;
	struct ar9170_led leds[AR9170_NUM_LEDS];
+67 −4
Original line number Diff line number Diff line
@@ -1278,8 +1278,38 @@ static u8 ar9170_get_max_edge_power(struct ar9170 *ar,
	return rc;
}

/* calculate the conformance test limits and apply them to ar->power*
 * (derived from otus hal/hpmain.c, line 3706 ff.)
static u8 ar9170_get_heavy_clip(struct ar9170 *ar,
				struct ar9170_calctl_edges edges[],
				u32 freq, enum ar9170_bw bw)
{
	u8 f;
	int i;
	u8 rc = 0;

	if (freq < 3000)
		f = freq - 2300;
	else
		f = (freq - 4800) / 5;

	if (bw == AR9170_BW_40_BELOW || bw == AR9170_BW_40_ABOVE)
		rc |= 0xf0;

	for (i = 0; i < AR5416_NUM_BAND_EDGES; i++) {
		if (edges[i].channel == 0xff)
			break;
		if (f == edges[i].channel) {
			if (!(edges[i].power_flags & AR9170_CALCTL_EDGE_FLAGS))
				rc |= 0x0f;
			break;
		}
	}

	return rc;
}

/*
 * calculate the conformance test limits and the heavy clip parameter
 * and apply them to ar->power* (derived from otus hal/hpmain.c, line 3706)
 */
static void ar9170_calc_ctl(struct ar9170 *ar, u32 freq, enum ar9170_bw bw)
{
@@ -1312,6 +1342,8 @@ static void ar9170_calc_ctl(struct ar9170 *ar, u32 freq, enum ar9170_bw bw)

#define EDGES(c, n) (ar->eeprom.ctl_data[c].control_edges[n])

	ar->phy_heavy_clip = 0;

	/*
	 * TODO: investigate the differences between OTUS'
	 * hpreg.c::zfHpGetRegulatoryDomain() and
@@ -1347,6 +1379,15 @@ static void ar9170_calc_ctl(struct ar9170 *ar, u32 freq, enum ar9170_bw bw)
		if (ctl_idx < AR5416_NUM_CTLS) {
			int f_off = 0;

			/* determine heav clip parameter from
			   the 11G edges array */
			if (modes[i].ctl_mode == CTL_11G) {
				ar->phy_heavy_clip =
					ar9170_get_heavy_clip(ar,
							      EDGES(ctl_idx, 1),
							      freq, bw);
			}

			/* adjust freq for 40MHz */
			if (modes[i].ctl_mode == CTL_2GHT40 ||
			    modes[i].ctl_mode == CTL_5GHT40) {
@@ -1392,6 +1433,19 @@ static void ar9170_calc_ctl(struct ar9170 *ar, u32 freq, enum ar9170_bw bw)
						       modes[i].max_power);
		}
	}

	if (ar->phy_heavy_clip & 0xf0) {
		ar->power_2G_ht40[0]--;
		ar->power_2G_ht40[1]--;
		ar->power_2G_ht40[2]--;
	}
	if (ar->phy_heavy_clip & 0xf) {
		ar->power_2G_ht20[0]++;
		ar->power_2G_ht20[1]++;
		ar->power_2G_ht20[2]++;
	}


#undef EDGES
}

@@ -1501,8 +1555,6 @@ static int ar9170_set_power_cal(struct ar9170 *ar, u32 freq, enum ar9170_bw bw)
	/* calc. conformance test limits and apply to ar->power*[] */
	ar9170_calc_ctl(ar, freq, bw);

	/* TODO: (heavy clip) regulatory domain power level fine-tuning. */

	/* set ACK/CTS TX power */
	ar9170_regwrite_begin(ar);

@@ -1645,6 +1697,17 @@ int ar9170_set_channel(struct ar9170 *ar, struct ieee80211_channel *channel,
	if (err)
		return err;

	if (ar->phy_heavy_clip) {
		err = ar9170_write_reg(ar, 0x1c59e0,
				       0x200 | ar->phy_heavy_clip);
		if (err) {
			if (ar9170_nag_limiter(ar))
				printk(KERN_ERR "%s: failed to set "
				       "heavy clip\n",
				       wiphy_name(ar->hw->wiphy));
		}
	}

	for (i = 0; i < 2; i++) {
		ar->noise[i] = ar9170_calc_noise_dbm(
				(le32_to_cpu(vals[2 + i]) >> 19) & 0x1ff);