Commit 79e00520 authored by Charlene Liu's avatar Charlene Liu Committed by Alex Deucher
Browse files

drm/amd/display: enable dcn_mem_pwr as golden setting updates 



Enable dcn_mem_pwr as golden setting updates

Signed-off-by: default avatarCharlene Liu <charlene.liu@amd.com>
Reviewed-by: default avatarDmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 8d966bdd

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c

+1 −2
Original line number Diff line number Diff line
@@ -142,8 +142,7 @@ void dcn20_display_init(struct dc *dc) 
	/* DCCG */

	dcn20_dccg_init(hws);



	/* Disable all memory low power mode. All memories are enabled. */

	REG_UPDATE(DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, 1);

	REG_UPDATE(DC_MEM_GLOBAL_PWR_REQ_CNTL, DC_MEM_GLOBAL_PWR_REQ_DIS, 0);



	/* DCHUB/MMHUBBUB

	 * set global timer refclk divider

CRA Git | Maintained and supported by SUSTech CRA and CCSE