Commit 79528279 authored by Marek Vasut's avatar Marek Vasut Committed by Dinh Nguyen
Browse files

ARM: dts: socfpga: Enable QSPI support on VINING FPGA 



Enable the QSPI node and add the flash chips.

Signed-off-by: default avatarMarek Vasut <marex@denx.de>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent b8d9b3e4

arch/arm/boot/dts/socfpga_cyclone5_vining_fpga.dts

+38 −0
Original line number Diff line number Diff line
@@ -300,6 +300,44 @@ 
	};

};



&qspi {

	status = "okay";



	n25q128@0 {

		#address-cells = <1>;

		#size-cells = <1>;

		compatible = "n25q128";

		reg = <0>;		/* chip select */

		spi-max-frequency = <100000000>;

		m25p,fast-read;



		cdns,page-size = <256>;

		cdns,block-size = <16>;

		cdns,read-delay = <4>;

		cdns,tshsl-ns = <50>;

		cdns,tsd2d-ns = <50>;

		cdns,tchsh-ns = <4>;

		cdns,tslch-ns = <4>;

	};



	n25q00@1 {

		#address-cells = <1>;

		#size-cells = <1>;

		compatible = "n25q00";

		reg = <1>;		/* chip select */

		spi-max-frequency = <100000000>;

		m25p,fast-read;



		cdns,page-size = <256>;

		cdns,block-size = <16>;

		cdns,read-delay = <4>;

		cdns,tshsl-ns = <50>;

		cdns,tsd2d-ns = <50>;

		cdns,tchsh-ns = <4>;

		cdns,tslch-ns = <4>;

	};

};



&usb0 {

	dr_mode = "host";

	status = "okay";

CRA Git | Maintained and supported by SUSTech CRA and CCSE