Commit 78f10734 authored by Stefan Agner's avatar Stefan Agner Committed by Shawn Guo
Browse files

ARM: dts: imx6q-apalis: mux RESET_MOCI# signal 



The pinctrl properties on the IOMUXC node get overwritten by the
carrier board level device tree, hence the pinctrl_reset_moci
pinctrl does not get applied.

Associate the pinctrl_reset_moci pinctrl with the PCIe node where
we also make use of the pin as a reset GPIO.

Since the pin is muxed as a GPIO by default not muxing it explicitly
worked fine in practise.

Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 37f2c303

arch/arm/boot/dts/imx6q-apalis-eval.dts

+2 −0
Original line number Diff line number Diff line
@@ -196,6 +196,8 @@ 
};



&pcie {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_reset_moci>;

	/* active-high meaning opposite of regular PERST# active-low polarity */

	reset-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;

	reset-gpio-active-high;

arch/arm/boot/dts/imx6q-apalis-ixora-v1.1.dts

+2 −0
Original line number Diff line number Diff line
@@ -196,6 +196,8 @@ 
};



&pcie {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_reset_moci>;

	/* active-high meaning opposite of regular PERST# active-low polarity */

	reset-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;

	reset-gpio-active-high;

arch/arm/boot/dts/imx6q-apalis-ixora.dts

+2 −0
Original line number Diff line number Diff line
@@ -200,6 +200,8 @@ 
};



&pcie {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_reset_moci>;

	/* active-high meaning opposite of regular PERST# active-low polarity */

	reset-gpio = <&gpio1 28 GPIO_ACTIVE_HIGH>;

	reset-gpio-active-high;

arch/arm/boot/dts/imx6qdl-apalis.dtsi

+0 −4
Original line number Diff line number Diff line
@@ -482,10 +482,6 @@ 
};



&iomuxc {

	/* pins used on module */

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_reset_moci>;



	pinctrl_apalis_gpio1: gpio2io04grp {

		fsl,pins = <

			MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x130b0

CRA Git | Maintained and supported by SUSTech CRA and CCSE