Commit 7672d8eb authored by Gwenhael Goavec-Merou's avatar Gwenhael Goavec-Merou Committed by Shawn Guo
Browse files

ARM: dts: imx27: imx27-apf27: add pinctrl for fec and uart1 



Signed-off-by: default avatarGwenhael Goavec-Merou <gwenhael.goavec-merou@armadeus.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 0c33f667

arch/arm/boot/dts/imx27-apf27.dts

+38 −0
Original line number Diff line number Diff line
@@ -34,11 +34,49 @@ 
	};

};



&iomuxc {

	imx27-apf27 {

		pinctrl_fec1: fec1grp {

			fsl,pins = <

				MX27_PAD_SD3_CMD__FEC_TXD0 0x0

				MX27_PAD_SD3_CLK__FEC_TXD1 0x0

				MX27_PAD_ATA_DATA0__FEC_TXD2 0x0

				MX27_PAD_ATA_DATA1__FEC_TXD3 0x0

				MX27_PAD_ATA_DATA2__FEC_RX_ER 0x0

				MX27_PAD_ATA_DATA3__FEC_RXD1 0x0

				MX27_PAD_ATA_DATA4__FEC_RXD2 0x0

				MX27_PAD_ATA_DATA5__FEC_RXD3 0x0

				MX27_PAD_ATA_DATA6__FEC_MDIO 0x0

				MX27_PAD_ATA_DATA7__FEC_MDC 0x0

				MX27_PAD_ATA_DATA8__FEC_CRS 0x0

				MX27_PAD_ATA_DATA9__FEC_TX_CLK 0x0

				MX27_PAD_ATA_DATA10__FEC_RXD0 0x0

				MX27_PAD_ATA_DATA11__FEC_RX_DV 0x0

				MX27_PAD_ATA_DATA12__FEC_RX_CLK 0x0

				MX27_PAD_ATA_DATA13__FEC_COL 0x0

				MX27_PAD_ATA_DATA14__FEC_TX_ER 0x0

				MX27_PAD_ATA_DATA15__FEC_TX_EN 0x0

			>;

		};



		pinctrl_uart1: uart1grp {

			fsl,pins = <

				MX27_PAD_UART1_TXD__UART1_TXD 0x0

				MX27_PAD_UART1_RXD__UART1_RXD 0x0

			>;

		};

	};

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1>;

	status = "okay";

};



&fec {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_fec1>;

	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE