arm64: dts: rockchip: Add support for Rock960 board (75d03856) · Commits · 戴 / test

arch/arm64/boot/dts/rockchip/Makefile

+1 −0

Original line number	Diff line number	Diff line
		@@ -16,5 +16,6 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-gru-bob.dtb
		dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-gru-kevin.dtb
		dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-puma-haikou.dtb
		dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-roc-pc.dtb
		dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-rock960.dtb
		dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-sapphire.dtb
		dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-sapphire-excavator.dtb

0 → 100644

+52 −0

Original line number	Diff line number	Diff line
		// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
		/*
		* Copyright (c) 2018 Linaro Ltd.
		*/

		/dts-v1/;
		#include "rk3399-rock960.dtsi"

		/ {
		model = "96boards Rock960";
		compatible = "vamrs,rock960", "rockchip,rk3399";

		chosen {
		stdout-path = "serial2:1500000n8";
		};
		};

		&pcie0 {
		ep-gpios = <&gpio2 RK_PA2 GPIO_ACTIVE_HIGH>;
		};

		&pinctrl {
		pcie {
		pcie_drv: pcie-drv {
		rockchip,pins =
		<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
		};

		usb2 {
		host_vbus_drv: host-vbus-drv {
		rockchip,pins =
		<4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
		};
		};

		&usbdrd_dwc3_0 {
		dr_mode = "otg";
		};

		&usbdrd_dwc3_1 {
		dr_mode = "host";
		};

		&vcc3v3_pcie {
		gpio = <&gpio2 5 GPIO_ACTIVE_HIGH>;
		};

		&vcc5v0_host {
		gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
		};