Commit 75afbf49 authored by Thomas Bogendoerfer's avatar Thomas Bogendoerfer
Browse files

MIPS: cpu-feature-overrides: Remove not needed overrides 



Clean up cpu-feature-overrides, which only repeat the default.

Signed-off-by: default avatarThomas Bogendoerfer <tsbogend@alpha.franken.de>
parent b1ce9716

arch/mips/include/asm/mach-dec/cpu-feature-overrides.h

+0 −1
Original line number Diff line number Diff line
@@ -43,7 +43,6 @@ 
#define cpu_has_dsp2			0

#define cpu_has_mipsmt			0

#define cpu_has_userlocal		0

#define cpu_hwrena_impl_bits		0

#define cpu_has_perf_cntr_intr_bit	0

#define cpu_has_vz			0

#define cpu_has_fre			0

arch/mips/include/asm/mach-ip27/cpu-feature-overrides.h

+0 −3
Original line number Diff line number Diff line
@@ -25,8 +25,6 @@ 
#define cpu_has_4kex			1

#define cpu_has_3k_cache		0

#define cpu_has_4k_cache		1

#define cpu_has_6k_cache		0

#define cpu_has_8k_cache		0

#define cpu_has_tx39_cache		0

#define cpu_has_fpu			1

#define cpu_has_nofpuex			0
@@ -67,7 +65,6 @@ 
#define cpu_has_mipsmt			0

#define cpu_has_userlocal		0

#define cpu_has_inclusive_pcaches	1

#define cpu_hwrena_impl_bits		0

#define cpu_has_perf_cntr_intr_bit	0

#define cpu_has_vz			0

#define cpu_has_fre			0

arch/mips/include/asm/mach-ip30/cpu-feature-overrides.h

+0 −3
Original line number Diff line number Diff line
@@ -28,8 +28,6 @@ 
#define cpu_has_4kex			1

#define cpu_has_3k_cache		0

#define cpu_has_4k_cache		1

#define cpu_has_6k_cache		0

#define cpu_has_8k_cache		0

#define cpu_has_tx39_cache		0

#define cpu_has_fpu			1

#define cpu_has_nofpuex			0
@@ -69,7 +67,6 @@ 
#define cpu_has_mipsmt			0

#define cpu_has_userlocal		0

#define cpu_has_inclusive_pcaches	1

#define cpu_hwrena_impl_bits		0

#define cpu_has_perf_cntr_intr_bit	0

#define cpu_has_vz			0

#define cpu_has_fre			0

arch/mips/include/asm/mach-paravirt/cpu-feature-overrides.h

+0 −1
Original line number Diff line number Diff line
@@ -29,7 +29,6 @@ 
#define cpu_has_octeon_cache	1

#define cpu_has_4k_cache	0

#else

#define cpu_has_octeon_cache	0

#define cpu_has_4k_cache	1

#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE